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ABSTRACT
The ever increasing demand for improved performance o f silicon based 
microelectronics, at a lower cost, has resulted in an aggressive reduction, or 
scaling, in the dimensions of the metal-oxide-semiconductor field effect 
transistors (MOSFET) in integrated circuits (IC). Silicon oxynitride-based 
gate dielectrics (SiON) have been used in MOSFETs, due to their stable 
high quality interface with the silicon channel and excellent electrical 
isolation properties. However, the transistor feature size the gate dielectric 
has recently been reduced to the point where direct electron tunnelling 
effects and the leakage currents presented serious problems to device 
performance in sub-90 nm node IC technology. The same problem also 
occurs in dynamic random access memory (DRAM), another key device 
component in the silicon microelectronics industry which faces the 
challenge o f increasing the effective capacitor area without increasing its 
footprint in the cell. Alternatively, the use o f materials with a higher 
dielectric permittivity (high-k or 8k) than that of SiC>2 (Sk = 3.9) allows an 
equivalent capacitance to be achieved in a physically thicker insulating 
layer which leads, in turn, to reduced leakage currents. Such materials 
includes: (i) the metal oxides (e.g., HfC>2, ZrC>2 and Y2O3); (ii) the 
lanthanide oxides (e.g., Pr2C>3, Gd2C>3 and Ln2 0 3 ); and (iii) the 
pseudobinary alloys (e.g., ZrSixOy and NdA10x).
In this thesis, physical and electrical characteristics o f the deposited 
high-k materials (HfC>2 and NdA10x) were thoroughly investigated. Both 
the atomic layer deposition (ALD) and metalorganic chemical vapour 
deposition (MOCVD) methods were applied in fabricating high-k 
dielectrics using novel precursors. The chemical vapour deposition (CVD) 
method is introduced and discussed and the applications o f the high-k 
dielectrics in microelectronics are reviewed. The effect of heat treatment,
1
both prior to and after gate metallization, on the film crystallinity and the 
associated electrical properties was examined in detail. Electrical 
measurements, o f the materials studied, showed promising dielectric 
properties such as high permittivity values and low leakage current 
densities. Other properties, such as microstructures, interfacial layer 
thickness and morphology were also characterized. The origin o f frequency 
dispersion effects, frequently observed in C-V measurements, was also 
systematically investigated. Finally, a novel reconstruction model has also 
been implemented for C-V measurements in order to minimize the 
measurement errors using the adapted dual frequency technique. It is 
believed that these results will be of significant interest to both academic 
and industrial researchers in this fast moving field.
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1.1. THE MOTIVATION BEHIND HIGH-K GATE MATERIALS 
AND ALTERNATIVE HIGH-K GATE DIELECTRICS
Over the past three decades, astounding progress has been made in
silicon technology, achieved through continual scaling o f the planar
silicon metal oxide semiconductor (MOS) field effect transistor (FET) to
ever smaller dimensions. This equates to a steady increase in the number
1 “)of devices per chip, at a lower cost. 1
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Figure 1.1.1. Schematic showing the continual increase in number o f transistors used in 
Intel Microprocessors.3
The exponential increase of device density, as quantified by Moore’s 
law ,4 and scaling o f device dimensions into the nanotechnology regime 
(Fig. 1.1.1) has resulted in vast improvements in numerous electronic 
devices ranging from personal computers to control systems found in
1
automobiles and aircraft. Although considerable innovation and 
investment have been involved in order to realize this rate o f dimensional 
scaling, there has been no major revolution in the fundamental device 
concept and the materials system for the basic MOSFET to date.
In 2007 M O SFETs are reported with effective channel lengths of 
approximately 30nm, silicon oxynitride gate dielectric thicknesses o f 
approximately 1.2nm and supply voltages o f approximately 1.1V .5 
Although it may be possible to manufacture traditional MOS devices with 
thinner layers o f silicon oxynitride, the performance o f the scaled device 
will eventually be affected by tunnelling leakage current larger than that 
currently associated with the 1.2nm gate dielectric (i.e., > 10 Acm’2), 
resulting in unacceptably high power dissipation levels (> 10 W) for the 
total integrated circuit. Furthermore the scaled devices will suffer from 
channel length modulation effects, which are caused by the increase o f 
the depletion layer width at the drain as the drain voltage is increased, 
thereby shortening the length of the inverted channel region. This leads to 
an increased drain current and a reduction of output resistance, which 
deteriorates the reliability of ‘switching’ states. The highly doped 
polysilicon gate will also no longer behave effectively at high electric 
fields, but instead will limit the MOSFET performance. This is caused by 
the formation of a depletion layer near the polysilicon/oxide interface 
when the device is biased in strong inversion, the so-called poly­
depletion effect, which in turn results in the degradation o f the total gate 
capacitance of MOS devices and the current drivability .6,7 Thus as silicon 
MOSFET technology approaches its boundaries and owing to the 
fundamental limits associated with the traditional MOSFET ,8 entirely 
new materials and/or device structures will be required to replace and 
augment the traditional MOSFET. Many possible emerging technologies 
are currently under investigation, which can be categorized5 into: (i) 
materials-limited MOS; (ii) non-classical MOS; and (iii) beyond MOS.
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Materials-limited MOS refers to both alternative insulating gate 
dielectric materials and alternative channel materials. Until recently, the 
gate dielectric has been made from silicon dioxide (or its nitride 
derivatives) and the higher capacitance values are achieved only by 
decreasing the oxide thickness according to Eq. 1.1.1.
( 1.1.1)
* OX
where Eo is the dielectric permittivity of free space (8.85x1 O' 14 Fcm'1), 8k is 
the dielectric permittivity of the gate dielectric, A is the device area (cm2) 
and the oxide thickness is denoted with toX. However, a practical limit for 
the gate thickness seems to be around 0.7-1.2nm for pure SiCb before the 
leakage current, due to direct tunnelling, becomes prohibitive.9 Alternative 
materials with higher dielectric permittivity values, while maintaining 
sufficiently high energy barriers to carriers in the valence and conduction 
bands, have been developed to replace silicon oxynitride according to the 
guidelines for selecting the substitute materials. 10,11 New channel materials 
are also being widely investigated, in order to improve the MOSFET 
speed. These includes strained silicon and III-V materials (e.g., Indium 
gallium arsenide and indium antimonite) 2,12 
Non-classical MOSFET structures are also being considered for 
extension beyond the performance improvements found with the 
dimensional scaling and new materials. This includes the re-engineering 
o f the substrate into silicon-on-insulator (SOI), where the active silicon is 
buffered by a layer o f thick Si0 2 . This greatly decreases the parasitic 
junction capacitance from the source/drain to the substrate and enhances 
the speed o f the devices. 13 A more radical approach is the design of the 
tri-gate (finFET) structure. 13,14 These devices exhibit good short channel 
behaviour, thereby allowing a greater scalability. However, they pose a 
host o f technological problems and a number o f challenges (i.e., degraded 
channel mobility, low current drivability, parasitic series resistance and
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high production cost due to the difficulty o f producing uniform size fins) 
that still remain to be overcome.
In the next decade, it is very likely that potential improvements in 
device performance are mainly achieved through further dimensional 
scaling with changes in both materials and device structures. However, at 
some point, the properties o f these nanodevices will be susceptible to 
perturbations due to fundamental limitations once again. Entirely new 
approaches ‘beyond M OS’ will be mandatory. Currently, these include 
the engineering o f carbon nanotubes, 15 nanowire transistors, 16 single- 
electron transistors and quantum dots, where very specific electronic 
properties can be synthesized in a possible manner and the promise o f 
fabrication through self-assembly. In addition, ferromagnetic devices 
have attracted much attention, for their revolutionary computing power, 
due to their inherently low power dissipation (as compared with charge- 
based devices) and the use of electron spin as the computational state. 
This allows the possibility o f spin-based devices such as spin 
MOSFETs, 19 spin-torque transistors20 and spin-gate transistors.21
While the future o f the MOS devices may lie with various alternative 
approaches that had been briefly discussed, the scope of this research 
remains within the near-term, implementation of traditional MOS devices 
using high-k dielectric materials (materials-limited MOS). The task of 
incorporating high-k gate dielectrics into a future Low Standby Power 
(LSTP) technology, however, can not be taken without due consideration. 
The sole motivation for the material change is to lower the gate 
tunnelling current. Nonetheless, high-k films though physically thicker do 
not always possess reduced leakage since the bandgap for most films is 
smaller than SiC>2 as depicted in Fig. 1.1.2. 10 Numerous issues relating to 
high-k materials include: (i) the associated intrinsic and extrinsic defects 
that may alter the desired electrical properties; (ii) their stability on 
silicon, in which a thin layer o f SiC>2 or its nitride is often required to
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enhance the interface match; (iii) integrating issues that arise through 
switching to metal gates; (iv) the resistivity to impurity penetration and 
the associated thermal budget upon high temperature annealing; and (v) 
the geometric MOSFET structural challenges with high-k gate dielectrics 
that cause the additional fringe capacitance effect.2
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Figure 1.1.2. Schematic showing the bandgap versus dielectric constant for insulators.10
The use o f materials with a higher dielectric permittivity than that of 
S i0 2 (£k = 3.9) does however allow an equivalent capacitance to be 
achieved in a physically thicker insulating layer which leads, in turn, to 
reduced leakage currents. However, the equivalent oxide thickness (EOT) 
o f the high-k replacement should be less than ~ 1 ,2 nm in order to provide 
an advantage over the mainstream nitrided S i0 2. The EOT is generally 
expressed using the relation:
EOT — tSiQ + —  i
y £k )
( 1. 1.2)
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where tsiox and tk are the thicknesses o f SiOx layer and high-k layer 
respectively. A key requirement for a FET is that the potential high-k 
dielectrics must be compatible with silicon, forming an extremely high- 
quality interface with silicon and capable to withstand CMOS processing 
conditions (i.e., withstanding an activation anneal at a temperature of 
1100°C) while in contact with silicon. Several approaches have been used 
in fabricating potential high-k candidates which includes: (i) physical 
vapour deposition (PVD); (ii) solution deposition; and (iii) chemical 
vapour deposition (CVD). The most commonly studied high-k dielectrics 
have been materials systems such as tantalum pentoxide (Ta2 0 s) and 
alumina (AI2O3), which have been employed mainly due to their maturity 
of use in memory applications.22,23 However, Ta2 0 s is not 
thermodynamically stable in direct contact with silicon, thus creating 
unacceptable levels o f bulk fixed charge, high density o f interface trap 
states and hence low silicon interface carrier mobility. Much effort24,25 
has been expended to demonstrate the feasibility o f using Ta20 5 within a 
standard complementary metal oxide semiconductor (CMOS) process, 
nevertheless, the inherent thermal instability when in direct contact with 
silicon severely limits the ultimate device performance .22 In an attempt to 
minimize the reaction with the underlying silicon, interface engineering 
schemes have also been developed to form oxynitride and oxide/nitride 
barriers between high-k materials and silicon.26"28 These barriers have 
been shown to reduce the extent of reaction between high-k dielectric and 
silicon, as well as to help maintain a high channel mobility. However, the 
presence o f the capping ‘barrier’ layer limits the lowest achievable EOT 
and increases the process complexity for deposition. Much research has 
been exerted in investigating several other high-k candidates o f both 
metal oxides and pseudobinary systems. They were categorized 
accordingly for their chemical similarities by group in the periodic table
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as: (i) group IIIA and IIIB metal oxides; (ii) group IVB metal oxides; and 
(iii) pseudobinary alloys. 10
Among the group IIIA candidates, AI2O3 has been extensively studied 
due to its high bandgap, thermodynamic stability on silicon up to high 
temperatures and is amorphous under the conditions o f interest. The 
drawback is a slightly higher permittivity value (ek ~ 8 ) than that of SiC>2, 
thereby making it a relatively short-term solution for the needs o f gate 
dielectric replacement. AI2O3 is thermodynamically stable on silicon, but 
different deposition techniques that operate under non-equilibrium 
conditions may trigger reactions at the alumina /silicon interface.29,30 It 
was later shown to be possible to control the interface reactions (and 
hence the growth of AI2O3 on silicon) without forming an interfacial SiC>2 
layer, by atomic layer CVD (ALCVD) . 31 Encouraging reliability 
characteristics o f AI2O3 were reported for both ALCVD and PVD, 
showing a reduction in leakage current of ~ 1 0 0  times compared to the 
equivalent thickness o f SiC>2 and low stress-induced leakage current 
(SILC) effect. ’ Some drawbacks observed in the deposited AI2O3 film 
however included mobility degradation, low resistivity to boron and 
phosphorus diffusion upon annealing and the presence o f negative fixed 
charges.33'35
For group IIIB, a substantial amount of investigation has been done 
with oxides o f yttrium (Y2O3) and scandium (SC2O3). Y2O3 has been 
successfully deposited with sputtering, molecular beam epitaxy, 
pulsed laser deposition (PLD) and metalorganic chemical vapour 
deposition (MOCVD). The dielectric permittivity o f the Y2O3 was 
found to range from 9-20, together with interface state density o f the 
order ~1012 cm^eV ' 1.36,40 The measured leakage currents varied with the 
depositing techniques and thermal treatment conditions, however, the 
breakdown field strength was approximately 4 MVcm ' 1.36,37 It was also 
found that Y2O3 could readily form silicates depending on the kinetics of
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the depositing process and exhibited very large threshold voltage shifts 
measured in a broad array of sample conditions.41 SC2O3 has been 
deposited by both chemical vapour deposition (CVD) and atomic layer 
deposition (ALD) . 42-44 The dielectric permittivity obtained in as- 
deposited films were ~17 with average breakdown field strength o f 3.5 
MVcm-1. Crystallinity and surface roughness were observed in as- 
deposited films, regardless o f the growth temperatures, and increased 
with increasing annealing temperatures.44 SC2O3 may not be well suited 
for gate dielectric applications due to a stringent requirement o f high- 
quality interface with silicon, however, it is feasible for protective 
coating, damage-resistant antireflection multilayer coatings in high-power 
UV lasers, etch-stop layers in multilayer dielectric gratings and resist 
layers in electron beam lithography.44-46
Among group IIIB elements, there has been much recent research in the 
rare-earth (lanthanide) oxides such as the oxides o f lanthanum (La2 0 3 ), 
praseodymium (Pr2 0 3 ), gadolinium (Gd2C>3) and neodymium (Nd2C>3). 
They are good insulators due to their large bandgaps (e.g., 5.6 eV for 
Gd2 0 3 ), they have high dielectric constants (e.g., 1^ 0 3 : Sk = 30) and 
good thermodynamic stability on silicon, making them attractive 
materials for high-k dielectric applications.47 Rare-earth oxides have 
mainly been deposited by various PVD methods, including electron beam 
evaporation48-50 and molecular beam epitaxy (MBE) . 51,52 However, CVD 
techniques (e.g., MOCVD and ALD) are more flexible methods that 
allow the controlled growth of highly conformal films on planar and 
high-aspect ratio substrates. In spite o f these advantages, very few studies 
have been realized on the CVD of rare-earth oxides due to a lack of 
suitable precursors with appropriate stability, volatility and 
decomposition characteristics.53 La2 0 3  is being considered as a potential 
candidate for the gate dielectrics of the next generation MOSFET due to 
its good dielectric integrity.54,55 EOTs as low as 0.5nm were reported
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together with a high effective breakdown field (13.5 MVcm'1), low 
interface state density (order o f ~1010 cm"2eV"') and an excellent 
reliability with more than 10 years lifetime even at 2V bias .55 The main 
conduction mechanisms were determined to be the space-charge limited 
current (SCLC) at low oxide field and Fowler-Nordheim (F-N) 
conduction at high oxide field region regardless o f any thermal 
treatments.50 The downfall o f La2C>3 is the lack o f ambient stability, its 
very hygroscopic nature and its tendency to react with the underlying 
silicon to form La-silicate interfacial layer that lowers the overall 
permittivity o f the gate stack .52 This has led to further research focussing 
on the permittivity and ambient stability o f lanthanum oxide by adding 
zirconium atoms to create lanthanum zirconium oxide (LaxZri.xOy) . 56' 58 It 
was anticipated that certain La concentrations the material would have a 
relatively high dielectric constant and that it would remain amorphous to 
high temperature. In addition, the addition o f La may stabilise the cubic 
or tetragonal phases of ZrC>2 which are expected to have higher Sk values 
than the more thermodynamically stable monoclinic phase. The ongoing 
research seems to deliver promising results using La or La-based 
materials and is considered to be a leading candidate for the 32nm logic 
technology node and beyond .59
Pr2C>3 is also o f great interest as an alternative gate dielectric candidate 
due to the close lattice match with silicon, moderate bandgap (3.9eV) and 
high permittivity (8 k ~ 23-30).60-62 In particular, Pr2 0 3  was reported to 
exhibit leakage current densities 1 0 4 times lower than hafnia (HfC>2) and 
zirconia (ZrC>2) at the same EOT. The presence o f large electron 
effective mass, which occur in the lowest conduction band in the oxide, 
together with the suitable conduction band offset to silicon (leV ) led to 
the ultra-low measured leakage currents.62 Another possible suggestion 
for the ultra-low leakage currents observation in Pr2 0 3 , despite having a 
lower bandgap than Hf0 2  and Zr0 2 , can be associated with large electron
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trapping sites in the oxide. The dominant conduction mechanism at high 
electric field is purely Fowler-Nordheim conduction with the average 
breakdown field reported to be as high as 43 MVcm'1, the value which 
was based on EOT of 1.4 nm. Moreover, Pr2 0 3  is found to be 
compatible with the standard CMOS lithography process (e.g., wet 
chemical cleaning and etching, resist removing and process integration of 
Pr2 0 3  in a polysilicon gate CMOS process), demonstrating that it is not 
necessary to re-engineer the manufacturing procedures.63 Different 
crystallographic structures are known for the stoichiometric 
praseodymium oxides, depending on their oxidation states, and so a range 
o f oxides (e.g., Pr0 2 , P^O n and Pr2 0 3 ) as well as intermediate 
compositions are available. Therefore much attention has been devoted 
on the growth process and parameter selection.60,62,64,65 However, P^Cb is 
unstable in air/moistures and can undergo electrical degradation .65 This 
currently inhibits Pr2 0 3  alone as a winning candidate for alternative gate 
dielectric.
The studies on other exotic rare-earth elements include the oxides of 
gadolinium (Gd2C>3) and neodymium (Nd2C>3). The main attracting 
features of Gd2C>3 also lie with its relatively close lattice match with 
silicon (e.g., a(Gd2C>3) = 10.812A), that offers the possibility for epitaxial 
growth,66 and its moderate permittivity value (si<) o f 14.49 Gd2 0 3  has 
featured prominently as one o f the first insulating materials used in the 
successful fabrication o f gallium arsenide (GaAs) MOSFETs.66' 68 Much 
work on Nd2 0 3  was previously carried out mainly for luminescent 
materials and protective coatings on stainless steels,69,70 only recently has 
Nd2C>3 been considered for gate dielectric applications.71,72 Nonetheless, 
electrical properties o f the latter materials have not been thoroughly 
investigated and a finer control of the interfacial structures would be 
needed before integrating these materials into silicon processing. Despite 
their attractive features, both Gd2C>3 and Nd2 0 3  appear to be chemically
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unstable upon annealing and can undergo a partial transformation (e.g., to 
NdO(OH)) when exposed to atmospheric conditions.49,71 This has led to 
further development in surface passivation and interface stability using 
oxynitrides and pseudobinary alloys (e.g., silicates and aluminates), 
where desirable properties can be achieved through various combinations 
o f chosen materials. Further details o f rare-earth elements and 
pseudobinary alloys, in particular with neodymium, are described in 
chapter 5, section 5.1.
Work on alternate dielectric materials systems o f group IVB metal 
oxides, such as titanium dioxide (TiC^), has been actively pursued for 
both memory capacitors and in transistors. The attraction o f the TiC>2 
system is mainly due to its very high permittivity (s^) of 30-100,73-75 
depending on the crystal structure and the method of deposition. 
However, titanium (Ti) possesses several stable oxidation states (e.g., 
Ti3+ and Ti4+) that lead to problems associated with carrier traps, due to 
oxygen vacancies, and high leakage paths. Several deposition techniques 
have been used to deposit TiC>2, including CVD ,75 the jet vapour 
deposition (JVD) 76 and RF magnetron sputtering .77 Later findings75,78 
concur that TiC>2 is not stable on silicon during deposition by CVD, 
therefore, both a reaction layer at channel interface and metal electrodes 
interface will be required to maintain interface stability. Although the 
post deposition treatment sequences for CVD process were successfully 
developed,79 in which the interfacial reactions were minimized and the 
leakage currents were lowered by four orders o f magnitude, the requisite 
presence o f the reaction barrier layers limit the ultimate device scaling 
and performance.
Hafnium dioxide (Hf0 2 ) is arguably the leading candidate o f all high-k 
systems. Intense investigation has been previously carried out using HfC>2 
as an optical coating and in dynamic random access memory (DRAM) 
applications. HfC>2 is attractive as an alternative gate dielectric owing to
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its high dielectric permittivity (£k) o f ~25 in its monoclinic, tetragonal or 
cubic form, moderate bandgap (~5.7 eV) and a good thermal stability on 
silicon. To date, Hf-based materials are incorporated in the 45-nm 
technology node .80 A recent article81 shows the world’s first working 45- 
nm CPUs, which are currently under major production for the second half 
of 2007. The process claims 1 nm electrically thick Hf-based gate 
dielectrics, deposited via atomic layer deposition (ALD), with dual-band 
edge work function metal gates. A reduction in switching power (~30%), 
greater than 2 0 % improvement in switching speed, greater than five times 
reduction in source/drain leakage and greater than 1 0  times reduction in 
gate leakage currents are expected from the Intel Penryn silicon .82 Further 
details of Hf0 2 , which includes growth and characterization, are 
described in chapter 4.
Finally, much effort has also been exerted on zirconium dioxide 
(Zr0 2 ) . 83-86 ZrC>2 also has high dielectric permittivity (ek) of ~25, high 
breakdown field strength (6-10 MVcm -1) , 87,88 and a moderate bandgap 
(7.8eV) . 10 However, ZrC>2 is not completely chemically or thermally 
stable on silicon. It crystallizes at relatively low temperatures (~400- 
500°C), which leads to current leakage along the polycrystalline grain 
boundaries and promotes the formation of a lower permittivity SiC>2 layer 
during the high temperatures (~ 900°C) involved in CMOS processing. 
Further drawbacks also include ionic conductivity in the bulk oxide (i.e., 
vacancies or traps that arise from oxygen ions diffusion) and carrier 
mobility degradation in the MOSFET channel that hinder its 
application. As previously discussed, one solution to interface stability 
problem is to deposit a mixed oxide film, such as ZrSixOy,90,91 which 
remains amorphous up to high temperature (~ 800 - 900°C), leading to 
reduced leakage currents and inhibits the formation of the SiC>2 interlayer. 
Although the permittivity of ZrSixOy (8k = 12-25) is lower than the pure 
metal oxide, this is considered to be an acceptable trade-off for greatly
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improved interface stability. Alternatively, a buffer layer o f silicon nitride 
(SialSU) can be used to improve the interface stability, at a cost o f the 
restricted minimal EOT. Work on effects o f annealing on oxide fixed 
charge density have also been discussed, in which the correlation 
between depassivation o f defect density and generation o f fixed charges 
as a function o f annealing temperatures were determined .86 The 
conduction mechanisms in Zr0 2  thin films have also been thoroughly 
investigated, indicating that the dominant transport mechanism was 
Poole-Frenkel conduction.93'95 Several studies have shown encouraging 
results on Zr-based dielectrics, in which the fabricated films exhibited 
excellent thermal stability and good dielectric properties.88'91 For the 
above reasons, Zr-based dielectrics are also considered to be promising 
alternative candidates for future high-k dielectric applications.
The purpose o f the work, reported in this thesis, was to develop new 
processes for the MOCVD/ALD of metal oxides, rare-earth oxides and 
their associated alloys. The scope o f the work also remains close to the 
development o f new precursors and their associated physical/electrical 
characteristics. Therefore the thicknesses o f the deposited films reported 
in this work tend to lie in a thicker regime (> 1 0 nm) rather than the 
associated gate dielectric application (<5nm). However, building on the 
success o f the novel precursors investigated here, future work would 
involve the optimization of films with thickness relevant to the industry.
This chapter has reviewed the current status o f the high-k oxides and 
their compatibility with the current technology. Chapter 2 describes 
various experimental techniques used in this research, which includes the 
deposition process and characterization methods. In order to better 
understand the importance o f heat treatments, involved in the 
semiconductor processing steps, a literature review on annealing studies 
is also included. Theoretical modelling o f the MOS structure, which lays 
the groundwork for discussions in the later chapters, is presented in
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chapter 3. Also, the causes of frequency dispersion in high-k dielectric 
stacks, together with the reconstructing formulae are presented to recover 
the actual capacitance from errors. Chapter 4 and 5 are concerned with 
growth and characterization o f both HfC>2 and NdA1 0 3 . The effects o f 
processing temperature on the degree o f crystallization are presented, 
together with the associated electrical characteristics.
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C h a p t e r  2 -  E x p e r i m e n t a l
2.1. DEPOSITION TECHNIQUES -  LIQUID INJECTION 
(MOCVD AND ALD) SYSTEMS
Metal oxide thin films are finding increasing applications in 
microelectronics and telecommunications such as next-generation 
computer memories, gate dielectric layers in CMOS technology and 
infrared detectors.23,96 A number o f techniques have been used for the 
deposition of the metal oxide thin films, which can be divided into three 
general categories:
1. Physical vapour deposition (e.g., magnetron sputtering, ion beam 
sputtering and molecular beam epitaxy) 97' 99
2. Solution deposition (e.g., sol-gel, metalorganic 
decomposition) 1 °0,101
3. Chemical vapour deposition (e.g., metalorganic chemical vapour 
deposition, atomic layer deposition) 85,102' 104
A successful dielectric deposition method must deposit contamination- 
free films with precise and uniform thickness over large areas, while 
remaining cost effective. O f those techniques, chemical vapour 
deposition (CVD) is the most versatile and promising deposition 
technique that fulfils the latter requirements. Metalorganic chemical 
vapour deposition (MOCVD) commonly uses vapour-phase mixtures of 
metal-organic ligands that can chemically react with oxygen and settle on 
the surface site to form layers o f metal oxides. Due to its durability and 
compatibility, MOCVD has proven to succeed in depositing thin films for 
several industrialised applications.23,96 However, an essential requirement 
o f the CVD process is the availability o f suitable precursor that possesses
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a number o f demanding properties. More specific details o f the properties 
o f an ideal precursor are further described in chapter 4, section 4.1. In a 
conventional MOCVD reactor, o f the type used for depositing metal 
oxides, the precursor is contained in a stainless steel container (bubbler). 
Due to the usually high evaporating temperature o f the precursor, for an 
efficient oxide deposition, the bubbler and inlet pipes are heated and held 
at high temperature (e.g., 150-250°C) throughout the MOCVD process. 
The majority o f metal precursors, however, are unable to withstand 
heating for long periods and often undergo thermal decomposition in the 
bubbler or in the inlet pipes leading to reactor blockages and poor oxide 
layer uniformity. This problem of premature thermal decomposition, 
associated with the low volatility of the precursor, can be overcome by 
the use of liquid injection MOCVD .83’102,105,106 The technique utilizes a 
point o f use vaporization, in which the precursor solution is usually held 
at room temperature. During the MOCVD process, the precursor is 
delivered at a precisely controlled rate and quantity into a heated 
evaporator and is later transported by a carrier gas into the reactor zone. 
Therefore liquid injection MOCVD system offers a wider choice of 
precursors and has been widely used to fabricate metal oxide thin 
films. 103,106’107 However, the method leads to additional requirements that 
the precursors must be soluble and stable for long periods in the chosen 
solvent. In addition, the presence of a single heated evaporator at a fixed 
temperature makes it important that co-precursors, used for the growth of 
multi-component oxides, also evaporate in a similar temperature regime. 
Otherwise, it would be difficult to control the composition of the 
deposited complex oxides. The schematic o f the liquid injection CVD 
(LI-CVD) system is illustrated in Fig 2.1.1.
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Figure 2.1.1. A schematic diagram o f a liquid injection MOCVD reactor, after Potter et 
al.102
Despite the potential of the MOCVD process, atomic layer deposition 
(ALD) is swiftly becoming the technique o f choice for the deposition of 
high-k dielectric oxides.47,104,108 The technique was originally developed 
to meet the needs of producing high-quality and large area flat panel 
displays based on thin film electroluminescence (TFEL) . 109 However, 
ALD has also been used in depositing alumina (AI2O3) in a current mass 
production o f dynamic random access memory (DRAMs) . 110 ALD is a 
type o f chemical vapour deposition process based on sequential self- 
terminating surface reactions. ALD uses pulse and purge sequences, 
which constitute an ALD half-cycle, to produce one atomic monolayer 
layer at a time. The surface-controlled ALD mechanism is corroborated 
by the fact that the precursor dose has no effect on the growth rate, 
providing that the surface is saturated. This is the so called ‘ALD- 
window’, indicating the temperature range where film growth ensues by
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the self-limiting process as shown in Fig. 2.1.2. ALD process are 
typically carried out in the 200°C to 400°C temperature range in order to 
avoid either condensation or thermal decomposition o f precursors. 102' 104 
However, several studies have demonstrated that a distinct ALD window 
could not be easily obtained. 103,111 The deposition rate is still largely 
affected by the depositing temperature, nevertheless, it can still be used 
for self-limiting ALD processes. This phenomenon has been explained by 
the high reactivity towards reactive surface site, typically the hydroxyl 
(OH) group, the concentration of which is dependent o f the deposition 
temperature. 112 In the work reported in this thesis, various high-k 
dielectric thin films were deposited using both liquid injection MOCVD 
and ALD. The growth rates are expressed, where relevant, in terms of (i) 
nanometer per hour (nm/hr); or (ii) nanometer per mole. Typically, the 
‘nm/hr’ unit is often used to compare growth rates at different growth 
temperatures. The ‘nm/mole’ unit indicates the film growth with respect 
to the amount o f remaining precursor solutions and is often used to 
compare growth rates from different processes. More detailed 
descriptions (including, where relevant, growth conditions and pulsing 
sequences) can be found separately in chapters 4 and 5.
Growth / cycle
Figure 2.1.2. A schematic o f  an ALD processing window.
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2.2. PROCESS TREATMENT -  ANNEALING
Annealing is generally a heat treatment process, widely used in 
semiconductor device fabrication, wherein material properties are altered 
by heating, maintaining at a suitable temperature and then cooling. 
Annealing is used to relieve internal stresses, passivate electronic states 
and refine the structure o f the deposited material in order to improve its 
electrical properties. Annealing treatment can be designed for different 
effects such as dopant activation, film densification and crystal phase 
transition. Annealing can be categorized into (i) rapid thermal annealing 
(RTA); and (ii) post deposition annealing (PDA) and post metallization 
annealing (PMA).
RTA is a heat treatment process, using an arc lamp or halogen lamp, at 
high temperatures (e.g., > 1000°C) on a timescale o f several seconds or 
less on a single wafer. The objective o f RTA is mainly to incorporate 
dopant atoms (e.g., boron or arsenic) into substitutional positions in the 
crystal lattice, resulting in drastic changes in the electrical properties of 
the semiconductor devices. For sub-65 nanometre production, it is 
becoming necessary to reduce thermal budget during heat treatment 
process in order to minimize the short channel effects. A variant o f RTA 
is spike annealing (SA), in which the temperature is rapidly ramped up 
and down, and this has recently been employed during the dopant 
activation step .30,113,114 However, different types of other RTA methods 
(e.g., flash annealing, solid phase epitaxial regrowth and laser thermal 
annealing) 115,116 are also being considered as the need for shallower 
junctions in MOSFET becomes greater.
PDA and PMA are heat treatment processes used in semiconductor 
device fabrication and are commonly exercised in a furnace on a 
timescale o f several minutes. The objective o f furnace annealing, prior to 
and after gate metal deposition, is mainly to refine the structure o f the
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deposited material, to study the crystal phase transition and passivate 
electronic states. Several types o f defects can also be formed during 
deposition process steps, such as gate deposition and patterning o f metal, 
as illustrated in Fig. 2.2.1.
#
\
©
#
Figure 2.2.1. A schematic o f different types o f defects: a) vacancy, b) di-vacancy, c) 
self-interstitial, d) interstitialcy, e) impurity interstitial, f) substitutional impurity, g) 
impurity vacancy pair, h) impurity self interstitial pair.
Different types o f gases are used in annealing semiconductor devices, 
which typically include oxygen (O2 ) ,117,118 nitrogen (N2 ) ,119,120 deuterium 
(D) 121 and forming gas, 122 depending on the designated purpose o f the 
anneal. Since oxygen vacancies often act as shallow donors in high-k 
dielectric layer, annealing in O2 ambient can partially remove oxygen 
vacancies in the layer and will improve electrical characteristics. 117,123 
However, there is also a tendency for the growth o f the interfacial layer 
as a trade off. 124 This therefore restricts the usefulness of O2 annealing of 
gate oxides if  the minimum equivalent oxide thickness (EOT) below
1.5nm was to be achieved. The effect o f incorporating nitrogen into the 
deposited films has been studied extensively. " It was demonstrated 
that nitrogen anneal, not only resulted in a good barrier for interfacial 
reaction and dopant diffusion, but it also alleviated the issues o f thermal
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stability and enhanced the dielectric constant without increasing the EOT. 
Despite the latter advantages, however, nitrogen incorporation may 
induce extra charges in the gate dielectric and so cause a shift in the 
flatband voltage, which limits its useful applications. Forming gas, a 
mixture of up to 1 0 % hydrogen in nitrogen, is used mainly to drive out 
moisture and oxygen for processes that need the properties o f hydrogen 
gas without the explosion hazard. Effects o f forming gas anneal (FGA), 
on charges in high-k stacks, have been widely studied. FGA has been 
shown to reduce the interface charge and improving carrier mobility 
effectively due to passivation by hydrogen (H+) ions at both 
interfaces. ’ ’ Nonetheless, both PDA and PMA processes can 
enhance the degree o f crystallization if  the excess thermal energy is 
given, thereby generating additional defects, that will result in a reduction 
o f breakdown voltage and an increase o f the gate leakage currents. The 
phase transition from an amorphous to a crystalline structure is thus a key 
issue for the replacement materials o f SiC>2. The search for optimum time 
and temperature conditions remains a challenging task, as different 
materials possess different degree of crystallization. Recent work has also 
reported improvements in the reliability o f deuterium annealed MOS 
capacitors, yielding less charge trapping and interface states. The 
improved reliability is attributed to the heavy mass effect o f deuterium in 
Si-D bond, which results in a higher bond energy and make the devices 
less susceptible to hot electron induced defects. Therefore, it has a 
potential for future use in a fabrication process . 130 Thermal annealing 
effects are therefore other important issues that remain to be further 
investigated.
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2.3. FILM CHARACTERIZATION
The oxide thin films were analyzed by various techniques for their 
composition, thickness, structure and electrical properties. Table 2.3.1 
lists the techniques used in this thesis and also summarizes the 
information that may be obtained using each technique. Not all 
techniques were used for every sample.
The thickness and crystallinity of the deposited films was partly 
determined, using Spectroscopic Ellipsometry (SE), by measuring the 
optical reflectance spectra (JA Woollam multiple angle instruments) in 
the wavelength range o f 185 to 1700 nm. The data acquisition and 
analysis was made using the WVASE32 software. A general oscillator 
model, which consisted o f three Tauc Lorentz and a Cauchy 
component, 131 was employed for extracting the optical properties of the 
layers. This models the dielectric function o f a film or substrate as a 
linear summation o f real and complex terms, each o f which is a function 
o f wavelength (or photon energy).
Technique Information obtained
SE Film thickness, crystallinity, relative permittivity
MEIS Thickness, ion movements, composition
XRD Crystallinity extent, crystalline phase
TEM Thickness o f interfacial layer, microstructure
AES Impurity contamination level, composition
C-V Dielectric properties of the bulk stack and interface
I-V Leakage current, electric breakdown strength, 
conduction mechanism
Table 2.3.1. Film characterization techniques used.
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Thickness and the redistribution o f ion species in the dielectric were 
examined using Medium energy ion scattering (MEIS). MEIS 
experiments were carried out using the Daresbury MEIS facility . 132 A 
200 keV He+ ion beam was employed with a current o f up to 200 nA and 
a dose per data set o f 10 pC. The angle and energy o f the scattered ions 
were determined using a toroidal electrostatic energy analyzer with a 
position-sensitive detector. This allowed the simultaneous collection of 
ions from a 24° range o f scattering angles and with a range o f energies 
equal to 2% o f the pass energy. The samples were aligned to the ion 
beam along the [1 0 0 ] channelling direction of the silicon substrate and 
the electrostatic analyzer was positioned to record data along the [1 1 1 ] 
blocking direction.
Crystallite orientations and crystallinity o f the deposited films were 
assessed by x-ray diffraction (XRD) using nickel-filtered Cu Ka radiation 
(X=T.5405A) with a 20 increment of 0.2° per second in a Rigaku miniflex 
x-ray diffractometer. Transmission electron microscopy (TEM) was also 
applied in order to examine the cross-section o f an ultra thin sample as 
well as the interfacial layers between selected deposited films and the 
silicon substrate. TEM samples were prepared by hand-grinding to ~ 
40pm and final thinning by using a Gatan precision ion polishing system 
(PIPS). Cross section transmission electron images were obtained using 
JEOL 2000FX operated at 500kV.
Auger electron spectroscopy (AES) was used to obtain more 
information on residual carbon and hydrogen impurities. AES was carried 
out on a Varian scanning Auger spectrometer. The atomic compositions 
quoted are from the bulk of the film (typically > 2 0  nm depth), free from 
surface contamination, and were obtained by combining AES with 
sequential argon ion bombardment until comparable compositions were 
obtained for consecutive data points. Compositions were determined
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using experimentally derived factors based on powder reference 
materials.
To assess the electronic properties o f the deposited films, MOS 
capacitors (MOSCs) were fabricated by thermal evaporation o f metal 
gates (aluminium or gold) through a shadow mask with an area of 
4.9><1 O' 4 cm2. The backside contact o f the Si wafer was cleaned with a 
buffer HF solution and subsequently was deposited a 2000A thickness of 
A1 film by thermal evaporation to minimize the effect o f series resistance. 
High frequency capacitance-voltage (C-V) measurements were conducted 
using a HP4192 impedance analyzer with a 30mV RMS ac probe signal. 
Measurements were performed in parallel mode from a strong inversion 
towards a strong accumulation (vice versa), with a sweep rate o f 0.05 V/s 
at various frequencies (lkHz-lM Hz). Current-voltage measurements (I- 
V) were performed at room temperature using a Keithley K230 
programmable voltage source and a 617 type electrometer. In addition, an 
automated hot chuck and standard thermocouple were incorporated into 
the I-V equipment for I-V measurements at elevated temperatures.
2.4. CURRENT CONDUCTION MECHANISMS THROUGH 
INSULATORS
High field conduction can be broadly divided into two categories:133 (i) 
current that is limited by the events at the interfaces o f the insulator 
(electrode limited); and (ii) current that is limited by the events in the bulk 
of the insulator (bulk-limited). In electrode limited currents such as 
Fowler-Nordheim (F-N) conduction, which have been frequently observed 
in good quality gate dielectrics, 134 electrons have a finite probability of 
passage from the semiconductor or metal contact through the energy gap of 
the insulator into the conduction band. The presence o f an intense electric 
field reduces the energy gap of the insulator, thereby allowing the
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tunnelling process to take place. Electrode limited currents show polarity 
dependence due to different barriers against injection, but they depend very 
little on temperature. In very thin gate oxides, direct tunnelling from 
channel to gate is also probable. 135 The latter tunnelling processes are 
depicted in Fig. 2.4.1.
Figure 2.4.1. Diagrams o f electrode limited current conduction processes: (a) Fowler- 
Nordheim conduction; (b) Direct tunnelling. The potential barrier height for electron 
emission is denoted with <D.
The bulk limited current conduction is expected to be dominant in 
insulating thin films, where they have a large trap density and are thick 
enough to avoid direct tunnelling. The high density o f traps hinders the 
transport o f electrons in the conduction band by drift and diffusion 
mechanisms, but allows trapping and detrapping (hopping) o f electrons to 
become the dominant process that controls the current conduction in the 
insulating films. These bulk limited conduction mechanism are strongly 
dependent on temperature. Several types of bulk limited conduction 
mechanisms have been found which include trap-assisted (TAT) 
tunnelling, 137 Poole-Frenkel conduction (P-F) , 138 and tunnelling-assisted 
Poole-Frenkel emission (TAPF). In particular, the P-F conduction 
behaviour has been frequently observed in Hf0 2  due to the high density of 
traps. 140-141
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In the Poole-Frenkel effect, electrons that are injected into the 
conduction band of the insulator can be trapped into shallow defects and 
transported through the insulator via a hopping process between these 
traps. This conduction mechanism is known as the electric field enhanced 
thermal hopping. However, the existence o f an experimentally observable 
P-F effect demands the presence of donor-like states in the material, since 
only these states can have Coulombic potential which lead to the 
characteristic dependence. 142
Figure 2.4.2. Schematic representation o f Poole-Frenkel (P-F) conduction mechanism 
for substrate injection leakage current in high-k/Si02 stacks: (a) direct tunnelling plus P- 
F hopping effect via shallow traps that are located below the Si conduction band; (b) 
Mechanism o f P-F effect. The solid line represents a Coulombic barrier without a field. 
The dashed line shows the effect o f  an electric field on the barrier. The slope o f the 
dash-dot line is proportional to the applied field. The P-F trap level and the barrier 
attenuation are denoted with Opf and AO respectively.
The P-F mechanism predicts an increase in leakage current with 
increasing electric field due to the lowering o f the Coulombic trap in the 
oxide (Fig. 2.4.2). The current density due to P-F emission can be 
described as:143,144
J PF ~ J 0 e x p ( V ^ j  exp(- q<t>PF /r k hT ) (2.4.1)
where Jo is the low-field current density (A cm ') that is related to the 
applied field E (Vcm'1) through the low field conductivity, kB is the
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Boltzmann constant (JK'1), T is the absolute temperature (K), and 0 PF is 
the trap level (eV) o f the P-F site, r denotes the coefficient that ranges 
from 1 to 2 depending on the position o f the Fermi level. When the 
insulator contains a non-negligible number o f traps that are lower in 
energy level than the bottom of conduction band of semiconductor and 
when the concentration o f acceptor levels is small compared to the 
density of donor level and free electrons (e.g., N a« N d and NA« n ) ,  the 
coefficient equals to 2 . 143 The adoption of this coefficient is based on two 
assumptions, 144 which are: (i) the carrier may be assumed to be trapped 
by the nearest centre down-stream (e.g., the distance travelled is 
independent o f the applied field and the current is directly proportional to 
the probability o f emission); and (ii) the liberated carriers travel for a 
constant period o f time before being re-trapped. The conduction is now 
called the modified Poole-Frenkel conduction. Since in the samples 
considered this mechanism is more probable, the modified Poole-Frenkel 
formula is adopted here. The Poole-Frenkel field lowering coefficient, 
P p f , can be expressed as:
Ppf = (<l/2kBr )- o£ i f 1 (2.4.2)
where eo is the permittivity of free space (Fcm'1) and et is the dynamic 
permittivity of the high-k layer (i.e., £,~n2 where n is the refractive index 
and assuming zero absorption coefficient). The field lowering coefficient 
( P p f )  of the Poole-Frenkel conduction mechanism can be found 
experimentally by finding the gradient of the Poole-Frenkel plot, which in 
turn leads to the extraction of £j.
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2.5. EXTRACTION OF INTERFACE STATE DENSITY BY 
TERMAN’S METHOD
Terman145 developed and used the high frequency capacitance method 
for determining density of interface state (Djt) profiles. In the high 
frequency capacitance method, capacitance is measured as a function of 
gate bias with frequency fixed at a high enough value so that interface 
traps do not respond. The ideal capacitance-voltage (C-V) curve is 
calculated for the same doping density (No) and oxide thickness, but 
without interface traps. The D* profile of the MOS capacitor can then be 
extracted by comparing the experimental C-V curves with the theoretical 
ones using the following relation:
A AVs) W o ) - c A V s ) ; (2.5.1)
where v|is is the surface band bending, Vg is the applied gate bias, q is the 
electronic charge, Cs is the substrate capacitance and Cox is the 
capacitance o f the dielectric layer measured in strong accumulation. The 
position of the Fermi level (Ec-Et) from the conduction band edge, with 
respect to the mid-gap level at the silicon surface (Fig. 2.5.1), was also 
calculated using the relation:
+ (2.5.2)
q 2  q
where E g is the silicon bandgap (~ l.leV ) and Ob is the bulk potential 
(calculated using Eq. 3.1.33).
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Figure 2.5.1. Band bending diagram o f n-type silicon showing the position o f the 
interface trap level density as a function o f energy in the silicon bandgap.
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C h a p t e r  3 -  C- V  m o d e l l i n g  a n d  C-  
V r e c o n s t r u c t i o n  m o d e l
3.1. CLASSICAL C-V MODELING FOR AN N-TYPE MOS 
CAPACITOR
Integrated circuit characterization typically includes capacitance- 
voltage (C-V) assessment, which has been one o f the major factors that 
have led to stable and high performance silicon integrated circuits. 
Although metal-oxide-semiconductor capacitors (MOSC) are simple to 
fabricate, the MOSC and the MOS field-effect-transistor (FET) also 
exhibit similar sensitivities to doping profiles, oxide charges and interface 
traps, whose control are so critical to proper MOSFET operation. For that 
reason, the MOS capacitor provides direct assessment and monitoring of 
the MOS system as identical processing steps to that o f the integrated 
circuit may be used. The current semiconductor technology trend towards 
thinner dielectric layers is creating a demand for a tighter process control. 
Due to this fact, MOS C-V is an important tool for monitoring process 
variables, controlling contamination and studying device models. 145' 147
In this chapter, following Nicollian and Brews148, the steady state 
characteristics o f the n-type MOS capacitor are derived and discussed 
using a classical approach. In this context, the steady state is defined so 
that the macroscopic parameters of a system that are either time 
independent or vary sinusoidally in time with time-independent 
amplitudes. This approach lays the groundwork for the later chapters that 
discuss measurements using the MOS capacitor.
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Figure 3.1.1. Cross section o f a MOS capacitor
Figure 3.1.1 illustrates a typical MOS capacitor, which usually consists 
of the dielectric (oxide) layers sandwiched between a gate electrode and a 
silicon substrate. The differential capacitance can be measured by 
applying the gate bias that is superimposed upon a small alternating ac 
voltage. The amplitude of this ac signal, however, must be in the small 
signal range to produce a linear response o f ac current to ac voltage. The 
mathematical expressions for the equivalent circuit representing the ideal 
MOS capacitor (Fig. 3.1.1) can be formulated as:
J_
C
(3.1.1)
where C and Cox denote the total capacitance per unit area (Fcm'2) o f the 
MOS capacitor and the oxide capacitance per unit area (Fcm'2) 
respectively. Cs is the silicon substrate capacitance per unit area (Fcm'2) 
that is dependent on the surface band bending [v|i(x)] established by gate 
bias. The band bending [i|/(x)], being the total potential difference 
between the silicon surface and the bulk, is defined as:
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(3.1.2)
where 0 (x) denotes the potential at any point x in the depletion layer with 
respect to its value in the bulk (Ob) as depicted in Fig. 3.1.2.
Figure 3.1.2. An energy diagram o f the MOS system, for n-type silicon, in 
accumulation. The various potentials defined in the text are shown along with their sign 
conventions as indicated by the arrows. An arrow pointing down denotes positive 
potential and vice versa.
Silicon is treated as a semi-infinite homogeneous crystal in thermal 
equilibrium, with its surface represented by the plane at x = 0  and the 
bulk by positive value o f x. This narrows the problem into one dimension, 
so that the Poisson equation can be applied and solved under the specified 
conditions where the band bending approximation is valid. The band 
bending approximation148 assumes that the density o f states in the 
conduction and valence bands are not changed by an electric field. The 
only effect o f an electric field is to shift all the energy levels in the 
conduction and valence bands by a constant amount determined by the 
potential at each given point in silicon. However, two cases where the 
band bending approximation fails are: (i) surface quantization, where the 
density o f states is changed by the electric field; and (ii) very heavy
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doping, where the impurities can produce band tails. Neither o f these 
cases is treated here. The surface potential (®s) as a function o f distance x 
is given by the Poisson equation in one dimension as:
d 2h ( x )  = POO q  \ 3)
dx2 e0s s 
and
p(x) = q [p (x ) -n (x )  + N D- N A] (3.1.4)
where so is the dielectric permittivity o f free space (8.85x1 O’14 Fcm'1) and 
es is the dielectric permittivity of silicon (11.9). p(x) is the charge density 
(Ccm'3) composed of immobile ionized donors (No) and acceptors (Na), 
mobile hole density [p(x)] and electron density [n(x)]. Deep in the silicon 
bulk, for n-type, electron and hole densities follow the relation:
and
f
n(x) = ni exp
V
E f - E ,
kT
\
= ni exp
kT
p (x ) = ni exp
E, — E  
kT ,
= ni exp q<t>(x)
kT
(3.1.5)
(3.1.6)
where Ef is the extrinsic Fermi level (eV). The intrinsic energy level (Ej) 
is parallel to both bands throughout the silicon (eV). q is the electronic 
charge (C), n* is the intrinsic concentration (cm'3) in the uncharged 
semiconductor where the concentrations o f electrons and holes are equal. 
The Boltzmann’s constant (8.617xl0'5 eVK'1) and the absolute 
temperature o f the system (K) are symbolized by k and T respectively. It 
is also convenient to define the surface potential and the band bending in 
silicon in dimensionless form, as shown in Eq. 3.1.7.
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u W  = M f )  and v(x) = ! Z M  (3.1.7)
kT kT
Using the definitions in Eqs. (3.1.2) and (3.1.7), Eqs. (3.1.5) and (3.1.6) 
can be written as:
and
n(x) = ni exp[«(x)] = N D exp[v(x)] (3.1.8)
P(x) = n, exp[- «(*)] = N A exp[- v(x)] (3.1.9)
The condition o f charge neutrality must always exist in the bulk, that is, 
Os will approach the bulk potential (Ob) as the distance (x) move towards 
semi-infinity [ O s( c o )  = Ob and p(x) = 0]. Therefore, deep in the bulk (x —> 
o o ) , Eq. (3.1.4) becomes:
«(00) - JP(00) = ^ D ~ N a (3.1.10)
when Eqs. (3.1.8) and (3.1.9) are used, Eq. (3.1.10) becomes:
N D ~ N A= n> [exp(wB) -  exp (~uB)]. (3.1.11)
As [exp(ws)- exp(-Mß)] = 2sinh(wB), Eq. (3.1.11) becomes
N d - N a = 2nt sinh(wB). (3.1.12)
In general, for any value ofx, Eq. (3.1.12) can be written as:
n ( x ) - p ( x )  = 2ni sinhw(x). (3.1.13)
Substituting Eqs. (3.1.12) and (3.1.13) into (3.1.3), Poisson’s equation 
can now be expressed in the dimensionless form as:
= A”2 [sinh u(x) -  sinh uB ] (3.1.14)
dx
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and X,j, the intrinsic Debye length (cm), is defined as : 149
K =
f  7tA '/2£Q£skT
2q2ni /
(3.1.15)
In order to find the electric field (Fs) at the semiconductor surface, Eq. 
(3.1.14) needs to be integrated with appropriate boundary conditions that 
ensure charge neutrality in the bulk. With the use o f an integrating factor 
and boundary conditions and integrate from the surface to the bulk, one 
obtain the expression as: 148
7 V
|  d\ —  = 2A~2 j[sinhw(x)-sinhwB]i/u (3.1.16)
d u s/d x  y d * )  us
and
dus/dx  = (q/kT)Fs . (3.1.17)
Integrating each term in Eq. (3.1.16) yields the expression o f Fs as:
Fs = Sgr(uB -  us )(7)V2— [(uB -  us )sinhwB -  (coshwfi -  coshws )}/2. (3.1.18)
q \
where Sgn(uB-us) is the sign o f the difference between the dimensionless 
surface and bulk potentials (e.g., Sgn(uB-us) is positive for us< ub and vice 
versa). Eq. 3.1.18 can be further simplified by writing in terms of a 
dimensionless electric field [F(us,ub)] as:
F. = S p i u , - u , t i t l' ^ r F ( u s,ut ) (3.1.19)
q*t
and
F(us , uB) = (2)1/2[(ws -w^sinhwg -(coshwB -cosh^.)]^2. (3.1.20)
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Eq. (3.1.20) appears to be rather complicated. However, the meaning of 
the parameters in the expression of Fs can be further clarified, using Eqs. 
(3.1.13), in terms of electron (ns) and hole (pe) densities in the silicon 
bulk correspondingly so that:
sinl\uB= ——— ,coshMg = Hb +^ b , coshM5 = Hs +^ s . (3.1.21)B  ? B  /■» '
2  n, 2 n, 2  n.
Substituting Eq. (3.1.21) into Eq. (3.1.20) yields:
F{us , ub) =
(  V/2r
\ n i j
(uB ~US - \ ) - — (uB ~US + l)+ — + —  
na nB nB
1/2
(3.1.22)
However, the bulk doping concentration in n-type is largely donor type. 
Therefore the electron density in bulk can be regarded as ns = Nq and the 
ratio Pb/Nd is approximate to zero, so that Eq. (3.1.22) becomes:
F{us , ub) =
r "I
™ D (wo -M o  - l ) + — + —I f  J c c c?
-lV2
(3.1.23)
or writing in terms o f the dimensionless band bending (v) as:
F(v) =
' Nly D 
\ ni J
( -  v - 1)+ exp(v)+ exp(- v)^~~
nV2
(3.1.24)
Eqs. (3.1.19) and (3.1.24) can then be used to calculate the silicon surface 
charge density per unit area (Qs) according to Gauss’s law as:
Qs = £o£sf s *Sgr(-v)
f kT^
K 4 J
F{v)
A,
(3.1.25)
Surface differential capacitance per unit area is expressed as:
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c s =H
V <?v A
Sv L Í Í & 1
Kk T \  Sv  J
(3.1.26)
From Eqs. (3.1.25) and (3.1.26), one obtains:
Cs = - % f v )
( eQss )  S
v 4  J
j - m (3.1.27)
At low frequencies, ac changes are so slow that equilibrium is maintained 
and both majority and minority carriers follow changes in ac band 
bending. The expression for low frequency silicon surface capacitance 
can be found by differentiating Eq. (3.1.27) as:
C. = ^
exrfy)-{nJN DY  ex j{-v)-l
K -&  [(-v - 1)+exp(v)+ exp(-v)(n, jN Df  f 2 (3.1.28)
where Xn, the extrinsic Debye length (cm), is defined as:
>L =
f  ,g0 e skT
q 2N D j
(3.1.29)
At high frequencies, minority carrier generation cannot follow the 
measuring signal but can follow the slow d.c. sweep. The low and high 
frequency C-V curves are practically identical in accumulation, depletion 
and most weak inversion. This is because the minority carrier 
concentration in the depletion layer, o f the latter cases, is negligibly small 
compared to majority carrier concentration. The major difference only 
occurs in weak to strong inversion where minority carrier concentration 
in the inversion layer at the oxide/Si interface becomes comparable to and 
exceeds majority carrier concentration. Similarly to low frequencies, the 
approximate expression for high frequency silicon surface capacitance 
can be found as:
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(3.1.30)Q  =
£0£s exp(v)-l 
Xn4 l  [(-v-l)+exj{v)]V2
Finally the corresponding gate bias, in relation with the calculated MOS 
capacitance using Eqs. (3.1.1), (3.1.25) and (3.1.28) or (3.1.30), is 
expressed as the sum of the voltages across the oxide and the silicon 
substrate as:
yc = - (Q s+ Q r+ Q ,,)cnr + ¥  + </>,M S  ■ (3.1.31)
where Qf and Qit are the oxide fixed charge density per unit area and the 
interface trap charge per unit area (Ccm'2), respectively. In addition, the 
voltages due to the surface band bending (vp) and the effect o f work 
function difference between the metal gate and the semiconductor (Oms) 
must be taken into an account. The work function difference, also 
equivalent to the ideal flatband voltage (Vfb), is generally described as:
E
0ms = 0m ~ X~~z  ^0 b (3.1.32)
where O m is the metal work function (V), x is the electron affinity (V) 
and Eg is the energy gap in silicon (eV). The bulk potential O b (V) is 
positive, for n-type, and is generally defined as:
, kT.
<f>B = ------ln
ly D
\  n i J
(3.1.33)
Figure 3.1.3 shows the fit of calculated differential capacitance as a 
function of gate bias for a thermal oxide sample (SiC^), taking into 
account the effect o f oxide charge and interface trapped charge, for an n- 
type sample. The band bending (\p) is also chosen to be the independent 
variable in order to calculate the theoretical C-V curve, although in
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measurements, the gate bias (Vq) is the actual independent variable 
parameter. SiC>2 was thermally grown using dry oxidation in O2 with 
Dichloroethylene (DCE) at 1100 °C on n-type Si substrate (100) with 
doping concentration of 7.5><1015cm'3. Samples were also cleaned prior to 
oxidation using standard FSI B mercury spray cleaner. MOS capacitors 
(Al/SiCVn-Si) were fabricated with an area (A) o f 4.9x1 O’4 cm2. Certain 
independently measured parameters (e.g., Qjt, Qf and 8k) were taken as 
adjustable values, chosen to fit theory to experimental values.
x10’3
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Figure 3.1.3. A comparison o f a theoretical high frequency C-V curve, calculated using 
(3.1.1), (3.1.25), (3.1.30) and (3.1.31), with the experimental values. Capacitance was 
obtained at 1 kHz for [A l/Si02/n-Si] capacitors. The sample was thermally grown using 
dry oxidation in 0 2 at 1100°C to achieve the oxide thickness (tox) o f 7nm. The substrate 
area was 25 cm2. The fitting values were as follow: (i) ND o f 7 .5 x l0 15 cm'3; (ii) dielectric 
permittivity of 3.9; (iii) interface trap charge (Qit) of lxlO"11 Ccm'2; (iv) flatband voltage shift 
(AVfb) of-0.17V.
O f those parameters, the doping concentration No is known least 
accurately. The inaccuracy results mainly from the impurity redistribution 
during the deposition process, however, the uniform doping 
assumption148 is sufficient for doping concentrations in the range of
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1 0 15- 1 0 16 cm'3. In this case, the fitted value o f No ( 7 . 5 x l 0 15c m ‘3) was 
calculated iteratively from the measured C-V curve using the relation:
4 k T  1 1 1
-2
i n
( N  \  l y  D
A 2 q 1 £0£ s c c„'-'min ^ max {  n . J (3 .1 .3 4 )
A flatband capacitance ( C f b ) ,  which refers to the associated capacitance 
of the MOS device measured at a specific flatband voltage ( V f b ) ,  is a 
universally accepted reference point on the C-V curve for comparison 
between the measured and the calculated C-V curves. The flatband 
capacitance per unit area (Fcm'2), and its associated flatband voltage (V), 
can be found experimentally using the relation:
r  =^ F B A.+AKC0X S0 £s j
(3 .1 .3 5 )
According to Fig. 3 .1 .3  measurement data, the extracted V fb, which takes 
into account the effects of work function difference, was found to be 
-0 .6  V. The deviation from its ideal value (-0 .4 5  V for the given doping 
concentration) suggests the presence of defects in the oxide, in this case 
being positive fixed charges. The density of oxide trapped charge (N ot) 
that represents a figure of merit for the quality o f a dielectric film, with 
larger values (e.g., >10n cm'2) being an indication o f a poorer dielectric,85 
was found to be 4 .5 5 * 1 0 n  cm'2 using Eq. 3 .1 .3 6 .
N or = Co*by/ B . (3 .1 .3 6 )
qA
where A Vfb is the calculated flatband voltage shift from its ideal value (V).
3.2. RECONSTRUCTION MODEL FOR HIGH-K DIELECTRICS 
AND ORIGINS OF FREQUENCY DISPERSION
C-V measurements are a fundamental characterization technique for
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MOS devices and are used widely for oxide thickness extraction,150' 152 
mobility measurement153 and interface trap characterization in the 
conventional thermal oxide.145,154 However, the relentless scaling of SiC>2 
in MOS devices has made it increasingly difficult to obtain accurate 
measurement due to a dramatic increase o f direct tunnelling current 
through a thin gate dielectric layer. Solutions to this problem have been 
sought either by creating an accurate simulation model for the device that 
included quantum mechanical effects,155’158 or by finding an equivalent 
circuit model that are sufficiently accurate for reliable gate dielectric 
parameter extraction.159,160 The methods based on equivalent circuit 
models are extensions of the widely accepted C-V technique, where 
capacitance is first measured and the correction is then applied.
Unwanted frequency dispersion in Si02 has frequently been observed 
in C-V measurements.159,161 Several models and analytical formulae have 
been thoroughly investigated for correcting the data from measurement 
errors. Attention has been given to eliminating the effects of series 
resistance,148 oxide leakage,159' 161 undesired thin lossy dielectric layer 
between oxide and semiconductor,162 polysilicon depletion6,7 and surface 
roughness.163 However, the recent introduction o f high-k based dielectrics 
into production lines have renewed interest into frequency dispersion in 
particular at the accumulation region of the measured C-V curve.106,164' 166 
To date, the causes o f frequency dispersions still remain under 
discussion.
In this chapter, the causes o f frequency dispersion in high-k dielectric 
stacks were investigated. The dependency o f dielectric permittivity (ek) 
on measuring frequency, in particular, was proposed to be responsible for 
the dispersion in high-k based dielectrics. In order to validate the effect of 
ek dependency, the effects of the lossy interfacial layer between high-k 
dielectric and Si-substrate, together with the significance o f silicon back 
metal contact, were also thoroughly investigated. Formulae are presented
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to recover the actual capacitance from their measured values, together 
with the simulation using the proposed four-element equivalent circuit 
models.
Under normal circumstances, where an area o f the substrate is large, 
reliable C-V measurements from a thick (> 8nm) SiC>2 gate dielectric can 
usually be obtained and are also reproducible. The measured capacitance 
(Cm) in this case shows no dispersion with varying frequencies, especially 
at the accumulation region. However, the measured capacitance becomes 
dependent on the measuring frequency when the sample size is drastically 
reduced as shown in Fig. 3.2.1. The SiC>2 samples, deposited by thermal 
oxidation as previously described, were cut into pieces with different 
areas, denoted by si (1 cm2) and s2 (25 cm2) respectively. The dispersion 
o f the measured capacitance was evident only on the smaller si sample. It 
was also observed that the measured results were no longer reproducible 
for sample s i , regardless o f the identical measuring conditions. This 
therefore affects the reliability o f the measurement technique.
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Figure 3.2.1. Frequency dispersion in C-V measurement observed in thermal oxide 
(S i02) samples. Dispersion was obtained only in the sample with a smaller substrate 
area, denoted by s i.
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Figure 3.2.2. Equivalent circuit models, taking into account the presence o f  parasitic 
components from back contact imperfection with the addition o f Cp and Rs.
In order to reconstruct the measured C - V  curves for SiC>2, one must 
take into an account the “parasitic” components that may arise due to 
imperfections in the back contact. A correction may then be applied to the 
measured C-V curves in order to obtain their true values. Figure 3.2.2 
shows an equivalent circuit o f an ideal case in comparison with the actual 
measurement mode, where Cox represents the actual frequency 
independent capacitance across the gate dielectric, Co and Y* are 
depletion capacitance and admittance due to interface states, and Rs is the 
resistance in silicon substrate. The presence o f “parasitic” components, 
due to the back contact imperfection, is modelled by capacitance C p. Cc, 
Cm, G c, G m refer to corrected or measured capacitance (Fern'2) and 
conductance (S) respectively. Following Kwa, the corrected 
capacitance C c is given by:
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and
(3.1.38)r  _ C0AGL+<o2CL)
P a \ C 2maC ox- C 2ma) - G 2m,
where Cma and Gma are the capacitance and conductance measured in 
strong accumulation. The measured capacitance can be recovered, 
independent o f measuring frequencies, by applying the correction 
according to the model as depicted in Fig. 3.2.3. Frequency dispersion, in 
this case, is simply removed by depositing aluminium (Al) at the back of 
the substrate. This demonstrates that once the parasitic components 
induced by series resistance effect are taken into account, it is possible to 
achieve the true capacitance values that are free from error. The 
measurements were also reproducible as shown in Fig. 3.2.4, indicating 
that the reliability of the C-V measurement can now be maintained. 
Therefore, back contact imperfection can be regarded as one of the causes 
of frequency dispersion as previously reported by Venkatesan . 167
VG(V)
Figure 3.2.3. Extracted corrected capacitance curves based on data from Fig 3.2.1 and 
the model from Fig. 3.2.2. Dispersions were no longer observed after Cp and Rs were 
taken in consideration, or alternatively by depositing back aluminium (Al) contact (solid 
line).
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Figure 3.2.4. The reproducibility o f the tested devices in either the presence or absence 
of back metal contact. Both o f the sample sets were measured three times within 24 
hours. Closed symbols (e.g., ▲) signify the C-V results from the sample without back 
aluminium contact (as also indicated by a blank square), while the opened symbols 
(e.g., o) show the C-V results from the other sample with back aluminium contact (as 
also indicated by a shadow square).
Figure 3.2.5 shows the measured C -V  curves o f a LaAlCVSiC^ 
capacitor with A1 back contact. No frequency dispersion was observed 
when the high-k layer thickness is much greater than that o f the 
interfacial layer thickness. That is, the role o f interfacial layer capacitor 
(Cj) is negligible when compared with the high-k layer capacitor (C ox). 
However, regardless o f the A1 back contact, a strong frequency 
dependence o f accumulation capacitance was observed when the C ox 
value is similar to that o f Cj, as shown in Fig.3.2.6. Possible explanations 
for this occurrence can be resolved into three categories. Firstly, it may 
be due to the effect of direct tunnelling of carriers through the gate oxide. 
However, for gate oxides thicker than 3nm, it has already been shown 
that the direct tunnelling currents are small. 168,169 Since the devices tested 
have their physical oxide thicknesses greater than 7nm ,56,103 it can be 
safely assumed that tunnelling is not a significant issue here. Secondly,
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the stability of LCR meter to accurately measure the capacitance can be 
disrupted in the presence o f high leakage current. A common way to 
assess the accuracy of the measurement is by checking a dissipation 
factor (D) with the measured capacitance (Cm) and conductance (Gm). An 
approximation for the instrumentation error (%) in the presence o f high 
oxide leakage is given by the formula: 170
Figure 3.2.5. High frequency C-V curves for [Al/LaA103/S i0 2/n-Si/Al] capacitors. 
LaA103 was deposited by liquid injection MOCVD on Si (100) substrates at 350°C 
using 0.05M solution o f [LaAl(OPr')6(Pr'OH) ] 2  in toluene and H20 . The sample 
received post metallization anneal with forming gas (FGA) at 400°C for 30 minutes. 
The LaA103 film physical thickness was 45nm with 1.5nm SiOx interfacial layer (tj). 
The substrate area was 6 cm2. Frequency dispersion in the C-V measurement was not 
observed in LaA103 samples after back A1 contact deposition.
It was found that the instrumentation errors for the tested devices were 
below 0.5% across the whole gate bias range and for all frequencies, 
indicating that the frequency dispersion o f accumulation capacitance was 
not due to instrument error. Finally, the above considerations imply that 
frequency dispersion may be attributed to the presence o f a thin lossy
(3.1.39)
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interfacial layer (~lnm  native SiCb), in which the interfacial defects were 
caused by dislocation and intrinsic differences in bonding coordination 
across the chemically abrupt high-k/SiC>2 interface.
V g (V)
Figure 3.2.6. High frequency C-V curves for [Al/Zr02/S i0 2/n-Si/Al] capacitors. Zr02 
was deposited by ALD on Si (100) substrates at 300°C using 0.05M solution o f  
Zr[(MeCp)2Me(OMe)] in toluene and H20 . The sample was post metallization annealed 
with forming gas (FGA) at 400°C for 30 minutes. The Zr02 film physical thickness was 
8nm with 1.3nm SiOx interfacial layer (t;). The substrate area was 6 cm2. Frequency 
dispersion in C-V measurement was observed in Zr02 samples after back A1 contact 
deposition.
Based on this explanation, Fig. 3.2.7 shows a proposed four-element 
circuit model for high-k stacks, adapted from a dual frequency 
technique. 159,160 The dual frequency method imposes no theoretical limits 
on the choice o f two measurement frequencies. However, it had been 
shown that the associated error in the calculated “corrected” value can be 
excessively large for different frequency pairs . 160,171 Nonetheless, a 
guideline for selecting measurement frequencies and an optimal device 
size, suitable for in-line quality control for manufacturing, was reported 
shortly afterwards. 172 In this case, the model (Fig. 3.2.7) neglects the 
effects o f series resistance, owing to the deposition o f A1 back contact as
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previously discussed. The model, however, includes the presence of a 
lossy interfacial layer capacitor, which is modelled by capacitance (Q) 
connected in parallel with conductance (Gi). The leakage component, in 
the high-k dielectric layer itself, is also denoted with a conductance (Gox) 
element. The corrected values (Cc and Gc) include the effects o f both gate 
leakage current and all the internal resistance within the depletion layer.
Figure 3.2.7. Equivalent circuit model for high-k stacks, taking into account the 
presence o f a lossy interfacial layer with the additional Ci and Gi parallel circuit 
components.
In order to reconstruct the capacitance values from the loss, the 
impedance o f the four-element circuit model (Fig. 3.2.8) is compared 
with the measured impedance of the tested device accordingly. The 
impedance o f the four-element circuit model is given by:
Z c = Z m- Z ,  (3.1.40)
where Z c, Z m and Zj are expressed as:
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where A = Gj/Q and co is the angular frequency (R ads'1). By equating the 
real (Rmj) and imaginary (Imj) parts in Eq 3.1.40 at two different 
frequencies, and after algebraic manipulation, the corrected capacitance 
(Cc) is obtained as:
Proceeding in a similar manner with the real parts o f the impedance, one 
obtains the relations for the lossy interfacial layer capacitance (Ci) and its 
conductance (Gi) as:
Figure 3.2.9 shows the corrected C-V curves, extracted using Eqs 
(3.1.42 and 3.1.43). All of the extracted C-V curves closely align with 
one another over the three widely different frequencies pairs, 
demonstrating the success in retrieving the true capacitance values. 
Therefore by taking into account the presence o f a lossy interfacial layer, 
the effect o f frequency dispersion in high-k stacks can be eliminated.
where
and j  =  1,2. (3.1.43)
and G, =  AC,. (3.1.44)
Figure 3.2.8. A direct comparison between the impedance o f the four-element model 
with the measured impedance o f the actual device that includes the effect o f  unwanted 
lossy interfacial layer.
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Figure 3.2.9. The extracted Cc-VG curves based on data from Fig. 3.2.6 and the four- 
element equivalent circuit model in Fig. 3.2.8. Dispersion was no longer observed after 
the lossy dielectric layer was taken in consideration.
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Figure 3.2.10. High frequency C-V curves for [Au/ LaxZr!_x0 2 /S i0 2/n-Si/Al] capacitors 
with two different compositions o f Lanthanum. LaxZr,.x0 2 was deposited by ALD on Si 
(100) substrates at 300°C using 0.05M toluene solutions o f Zr[(MeCp)2Me(OMe)] and 
[(Pr1Cp)3La] in H20 . The La content in the films was varied by changing the injection rates 
of the individual precursors. The sample was post metallization annealed with forming gas 
(FGA) at 400°C for 30 minutes. Frequency dispersion in C-V measurements observed in 
LaxZri_x0 2 samples after back A1 deposition. The substrate area was 6cm2.
Finally, by taking into an account both the effects o f series resistance 
and lossy interfacial layer, the frequency dependence o f Sk value can now 
be assessed. Figures 3.2.10 and 3.2.11 show typical frequency dispersion 
in LaxZri.x0 2 /Si0 2  stacks before and after the correction, o f the lossy 
interfacial layer model, was applied. It was observed that the frequency 
dispersion still remained and the effect could now be associated with the 
frequency dependence o f its permittivity value. It may be attributed to the 
dielectric relaxation nature in different high-k stacks such as lanthanum 
zirconium oxide (LaxZri_x0 2 ) thin films. Recent work173 also shows that 
the relative dielectric permittivity values tend to exhibit significant 
variation and spread widely over different frequency regimes (e.g.., 1kHz
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to 1MHz). This is particularly evident with non-thermally treated 
samples, which tend to provide higher relative permittivity values (i.e., 
the Sk value o f non-thermally treated TiC>2 varies in the range of 40-160), 
but appear to be highly unstable.
x10'3
Figure 3.2.11. The extracted Cc-VG curves based on data from Fig. 3.2.10 and the four- 
element equivalent circuit model in Fig. 3.2.8. The LaxZrt.x0 2 film physical thickness was 
50nm with 2nm SiOx interfacial layer (tj). Dispersion was still observed after the lossy 
dielectric layer was taken in consideration.
The dielectric relaxation effect refers to a momentary relaxation 
response o f a dielectric medium to an external field that is caused by 
movement o f dipoles and electric charge. This phenomenon can prevent 
the application o f some dielectrics and deteriorates the performance of 
MOSFETs [for example, by shifting the threshold voltage (Vt)]. Time and 
amplitude dependence o f the dielectric relaxation can be visualized as a 
series o f parallel RC-shunt circuits. Picturing the positive charged gate of 
the n-channel MOSFET that couples with several RC-shunt circuits (e.g., 
the presence o f the dielectric relaxation effect) for a long period of time,
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all RC-shunts will be charged. When switching to zero, the RC-shunt 
circuits will still be charged for sometime before gradually returning to 
their off-state. This therefore has the same effect as a negative shift of 
threshold voltage due to positive trapped charges. However, unlike Vt 
shifts due to fixed charge, that due to dielectric relaxation charge is 
dependent on the amplitude o f the applied voltage step.
Figure 3.2.12. A summary o f frequency dependence o f K-value. No frequency 
dependence o f k value was observed for LaA103/S i0 2 stacks and Zr02/S i0 2 stacks. The 
frequency dependence o f k value, observed in LaxZr!.x0 2/S i0 2 stacks, can be fitted by the 
Curie von Schweidler law and the exponent (n) changes from 0.981 to 0.985 when the 
composition o f La changes from 0.22 to 0.6.
The frequency dependence o f LaxZri.x0 2 , ZrC>2, LaAlC>3 and thermal 
SiÛ2 dielectrics are shown in Fig.3.2.12 for comparison. The permittivity 
value o f LaxZri.x0 2  dielectric clearly shows a power-law dependence on 
frequency (f) known as the Curie von Schweidler law, s k oc , (0 < n <
1), where the value o f the exponent (n) indicates the degree o f dielectric 
relaxation. 174,175 The n value is 0.981 and 0.985 when the composition of
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La, x, is 0.22 and 0.6, respectively. Two possible causes for this 
observation were proposed as: (i) ion movement o f unbounded La+ or Zr+ 
ions in the metal oxide resulting in dielectric relaxation ; 173 (ii) the 
combination of unbound metal ions with electron traps, generating dipole 
moments and inducing dielectric relaxation . 176 A further study is needed 
to unveil the mechanism of dielectric relaxation of LaxZri.x0 2  oxides.
In summary, the steady state characteristics o f the n-type MOS 
capacitor were derived and discussed, together with simulations using the 
derived formulae. In this chapter the origins of frequency dispersion, 
commonly observed in C-V measurements, in high-k dielectrics are 
explained and successfully modelled. C-V data showed frequency 
dependence which decreased significantly after reducing the back contact 
impedance, emphasizing the significance o f back metal contact. This 
effect is frequently ignored in the literature. A reconstruction model has 
been implemented, for extracting the frequency independent capacitance 
o f high-k dielectric materials from the lossy interfacial layer, using the 
adapted dual frequencies technique. This method can be integrated easily 
into a routine C-V measurement procedure. Finally, the effect of 
dielectric relaxation was suggested to be another reason for frequency 
dispersion in different high-k stacks. It was attributed to movements of 
unbound metal ions or combinations with defects that result in dielectric 
relaxation, hence the variation of accumulation capacitance leading to the 
frequency dependence o f dielectric permittivity.
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C h a p t e r  4 -  H a f n i u m  o x i d e s
4.1. CHOICES OF AVAILABLE PRECURSORS AND OXYGEN 
SOURCES
Due to the fast moving pace in the development o f hafnium oxide 
deposition methods, it has became necessary to closely tailor the physical 
properties o f the precursor in order to optimize the physical and electrical 
characteristics o f the deposited hafnium oxide films. To achieve 
successful dielectric characteristics and to be suitable as a practical 
vapour deposition process, a careful selection o f the precursor is of 
utmost importance. The precursor should be sufficiently volatile and 
vaporize rapidly at a reproducible rate. Also, it must not undergo a 
significant self-decomposition at the depositing temperature. The 
precursor must be chemically reactive towards both the surface sites and 
its oxygen source. Furthermore, the precursor and its reaction by­
products should not be corrosive leading to film non-uniformities due to 
etching and corrosion o f the tool. Selecting precursors with all of the 
desired properties remains a challenging task, as relatively little data is 
available and detailed the chemistry has not been well understood.
In this chapter, some recent developments in the molecular design of 
precursors used for the chemical vapour deposition process o f HfC>2 are 
described, highlighting the very different requirements for MOCVD and 
ALD precursors. The influence o f molecular structure on the physical 
properties o f a precursor and on the growth dynamics is also discussed. 
Finally, the dielectric properties o f HfC>2 film grown by liquid injection 
MOCVD and ALD, in the same reactor, using a new organometallic 
precursor [(M eCp^HfM elpPr1)] are reported.
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Hafnium dioxide (HfC^) has been extensively investigated as a 
replacement for SiC>2 as the gate dielectric oxide in sub-65 nm 
complementary-metal-oxide-semiconductor (CMOS) technology . I0,177-179 
A wide variety o f precursors have been used for both the MOCVD and 
ALD of Hf0 2 , many o f which have discontinued due to a number of 
problems associated with them. For instance the metal halides, which 
consist o f a metal atom directly bonded to halogen atoms (e.g., HfCL and 
Hfl4), are usually low volatility solids that need substrate temperatures of 
at least 800°C for oxide deposition. 180 This drawback makes the metal 
halides unsuitable for many IC applications where a low thermal budget 
is required. However, despite a risk o f chloride contamination in the films 
and an aggressive side product [hydrochloric acid (HC1)], the metal 
chloride (e.g.jHfCL) has attracted a considerable amount o f attention in 
ALD systems where the importance of carbon-free deposition was 
emphasized. 181-185 Transition metal bromides and iodides do not offer 
significant advantages over the chloride. 182
Figure 4.1.1. Precursor types. The R’s represent alkyl groups consisting of carbon and 
hydrogen, such as methyl (CH3). Metal and oxygen atoms are represented by (M) and 
(O) respectively.
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Precursors with nitrogen bonded to the metal include metal alkylamides 
(M(NR2)n) and metal amidinates (M(N2CR3)n). These metal nitrate 
complexes have considerable potential as both MOCVD and ALD 
precursors for the deposition of both metal nitrate and metal oxide thin 
films. They are generally more reactive towards hydroxylated surfaces, 
due to weaker metal-nitrogen bonding. This facilitates nitrogen 
incorporation into the oxide films, which helps to inhibit further 
oxidation o f silicon, thereby suppressing the equivalent oxide thickness 
(EOT) to a minimum. Also, metal amides produce less corrosive by­
products compared with metal chlorides and have a superior volatility
i  o / r
than other reported solid precursors (e.g., HfCL). Previous work has 
shown that high quality hafnium oxide thin films, deposited by ALD with 
self-limiting characteristics, can be obtained by using [Hf(N0 3 )4] and 
Hf(NMeEt)4 precursors. 186' 190 However, their limited thermal stability 
restricts the ALD growth window to relatively low substrate temperatures 
(150-275°C), which can lead to the incorporation of impurities in the 
H f0 2 films. 186,188 Furthermore, there are safety concerns about the 
widespread use o f anhydrous nitrate complexes that may obstruct its 
application in the chemical vapour deposition process.
Precursors with oxygen attached to the metal, are categorized as 
alkoxides or (3-diketonates as shown in Fig. 4.1.1. In (3-diketonate 
complexes, the metal centre is usually surrounded by two oxygen atoms 
per ligand, making them generally more stable towards hydrolysis. They 
are therefore common precursors for CVD and have been investigated for 
ALD of hafnium oxides such as [Hf(thd)4] (thd = 2,2,6,6,-tetramethyl- 
3,5-heptanedionate) , 191 [Hf(tod)4] (tod = 2,7,7-trimethyl-3,5-
octanedionate) 192 and [Hf(tfac)4] (tfac = l,l,l,-trifluoropentane-2,4- 
dionate) . 193 However, there are some major drawbacks that impede the 
applicability of those precursors such as high evaporation temperatures 
(~200°C) required for a sufficient vaporization o f the precursor, high
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growth temperatures (>600°C) for the oxide deposition and a substantial 
amount o f carbon or fluorine contamination in the deposited films . 193 In 
addition, a strong oxidizer, such as ozone (O3), is required as the source 
o f oxygen in order to break the strong carbon to oxygen bonds. These 
features, as well as the use o f ozone that causes extensive oxidation of 
silicon, make them unsuitable for gate dielectric applications. 194
Much attention has also been given to metal alkoxides (e.g., [Hf(OR)4]) 
in MOCVD as the precursors permit lower deposition temperatures, and 
under optimized growth conditions, allow the deposition o f carbon free 
films. 195 However, the majority o f these complexes tend to undergo 
polymerization, thereby reducing the precursor volatility. To inhibit 
polymerization in these metal alkoxides, the bulky groups namely tert- 
butoxide (O'Bu) were introduced and have been successfully used for the 
MOCVD of Hf0 2 . 196,197 Nevertheless, these precursors still contain 
unsaturated ligands that can easily undergo a catalytic “hydrolytic 
thermal decomposition”, making them highly air and moisture 
sensitive and vulnerable to pre-reaction in the MOCVD reactor. 
Consequently, this greatly reduces their shelf-life, especially in solution- 
based liquid injection MOCVD or ALD applications. 177 Another strategy 
used to limit oligomerization in hafnium alkoxides, and reducing their 
moisture sensitivity at the same time, was achieved by incorporating the 
sterically-hindered ligand l-methoxy-2 methyl-2 -propanolate (mmp) that 
formed stable bidentate chelate rings with the metal centre (Fig. 4.1.2). A 
series o f mmp-based complexes, including [Hf(0 ,Bu)2(mmp)2] and 
[Hf(mmp)4], have been used successfully in MOCVD for the deposition 
of Hf0 2  films with excellent materials and electrical properties.85,106,199 
Those latter precursors, however, were later found to be incompatible 
with ALD process. The film growth was not entirely self-limiting, with 
the oxide growth rate increased with the increasing precursor pulse 
length, due to the decomposition of the precursor. 111 It was however
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possible to control the dependency on pulse length by lowering the 
growth temperature to be below 300°C, but this greatly reduced the 
precursor reactivity as evidenced by the very low growth rate ( - 0 .0 2  nm 
cycle'1). This was attributed to the steric shielding o f the surface 
exchange reaction between (OH) species and [Hf(mmp)x] precursor 
moieties. 111,177 Alternatively, a more recent study has reported a use of 
another hafnium alkoxide complexes, containing the amino- 
functionalized ligand 2-4,4-dimethyloxazolinyl-propanolate (dmop), 
which were also very suitable for solution-based liquid injection 
MOCVD. Reasonable electrical properties were obtained from the 
deposited hafnium films using [Hf(0 /Bu)2(dmop)2] precursor with low 
hysteresis and a slight shift in the flatband voltage, indicative of more 
trapped charges at the HfCVSi interface. The extracted permittivity value 
was found to be 18.6. The reduction from the expected value, (6k ~ 25),10 
was attributed to the presence of a low permittivity mixed interfacial 
layer o f hafnium oxide and native SiC>2 and the series resistance effect.83
Figure 4.1.2. Chelate ring formed by an (mmp) ligand coordinated to a metal atom. The 
methyl groups (CH3) are represented by (R), while metal and oxygen atoms are 
represented by (M) and (O) respectively.
Organometallic precursors have metal atoms bound directly to alkyl 
groups [M(CxHy)n]. They are volatile, highly reactive and possess a 
significantly higher thermal stability than other hafhium-alkoxides and 
alkylamides precursors. Despite those advantages, metal
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cyclopentadienyl precursors, such as [Cp2HfMe2] (Cp = 
cyclopentadienyl, C 5H 5), have not been extensively explored for gate 
dielectric applications. Recent work200 shows encouraging results on the 
dielectric properties, using a potential [Cp2HfMe2] precursor, by ALD. 
The self-limiting mechanism, at an optimum growth temperature of 
350°C, was obtained together with high purity HfC>2 films (0.2 atom% of 
carbon contamination) . 104,200 Dielectric behaviour o f the as-deposited 
films, where the HfC>2 film thickness and the native SiC>2 interfacial layer 
were 4.9nm and 1.8nm respectively, showed low hysteresis and a 
diminutive shift of flatband voltage, indicating a small amount o f fixed 
oxide charge as well as relatively low interface state density. The 
extracted dielectric permittivity from C-V measurement was found to be 
~13 and the leakage current density at 2MVcm'’ was below ~10 ' 5 Acm ' 2 
in all films.
Metal
precursor
Oxygen
source
T g ro w th
(°C)
Impurities 
(atom %)
£ k Ref.
HfCLj h 2o 300 - and 1 .0 1 2 - 2 0
Hfl4 h 2o / 300
(0.4 % Cl) 
- and 1 .0 14
194
182,201
Hf(NMeEt) 4
H20 2
H20 250
(0.4 % I) 
0.3 and 2.0 11-14 186,188
Hf(ONEt2) 4 h 2o 300 6 .0  and 1 1 .0 10 202
Hf(0'Bu) 4 O2 /O3 250-480 - 23 203,204
Hf(mmp) 4
Hf(0'Bu) 2
H2O/O2 360 2 .6  and 2 .2 13-26 85,111
h 2o 360 11.0 and 2.7 12-19 205
-(mmp) 2
Hf(OBu) 2 0 2 450 5.2 and - 19 83
-(dmop)2
Cp2Hf(CH3)2 H20 350 0.4 and 0.2 12-14 200
Table 4.1.1. Published processes for the MOCVD and ALD o f H f0 2 thin films on silicon. 
Tgrowth and ek represents the preferred or most frequently used growth temperature and the 
dielectric permittivity o f the material respectively. Impurities refer to carbon (C) and 
hydrogen (H) contamination respectively.
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Table 4.1.1 summarizes the reported MOCVD and ALD process of 
HfC>2 thin films, deposited from various combinations o f precursors. In 
general, lower growth temperatures (< 300°C) are required to increase the 
growth rate while decreasing the degree o f polycrystallization. 
Meanwhile, high growth temperatures can also be used when films free 
o f residual halide contaminations need to be obtained .200 The 
organometallic cyclopentadienyl compounds series can be considered as 
promising alternative precursors for producing high quality HfC^ films to 
replace their predecessors (halides, alkoxides and alkylamides). Those 
promising results have motivated further studies on the cyclopentadienyl 
series, in both the liquid injection MOCVD and ALD. In this chapter, 
dielectric properties o f Hf0 2  films using the new organometallic 
cyclopentadienyl [(MeCp)2HfMe(OPr‘)] precursor are reported.
Figure 4.1.3. A schematic diagram o f the organometallic cyclopentadienyl 
[(MeCp)2HfMe(OPr‘)] precursor. The methyl groups (Me), denoted with CH3, are 
attached directly to both metal hafnium (Hf) and the pentagonal cyclopentadienyl 
ligands (Cp). Oxygen and isopropyl group (Pr‘) are denoted with O and CH(CH3)2 
respectively.
CH3 ------- H f----- O ------CH(CH3) 2
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4.2. GROWTH AND CHARACTERIZATION OF HAFNIUM 
OXIDE THIN FILMS FABRICATED USING THE 
[(MECPkHFMEiOPR1)] PRECURSOR
Liquid injection MOCVD and ALD experiments were carried out on an 
Aixtron AIX 200FE AVD reactor fitted with the “Trijet”™ liquid injector 
system. Thin films of hafnium oxide were deposited by MOCVD in the 
temperature range 400-650°C and by ALD in the temperature range 300- 
450°C using a [(MeCp)2HfMe(OPr‘)] precursor, with thicknesses varying 
from 9.6nm to 102nm. During the MOCVD experiments, oxygen was 
introduced at the inlet of the reactor as the oxygen source. For the ALD 
experiments, the oxidant was replaced by water vapour, which was 
controlled by a pneumatic valve. The substrate was rotated throughout all 
experiments. Films of Hf0 2  were deposited on Si (100) substrates using a 
0.05M solution of [(MeCp)2HfMe(0 'Pr)] in toluene. Full MOCVD and 
ALD growth conditions can be found in Tables 4.2.1.
Figure 4.2.1. Variation o f growth rate with substrate temperature for H f02 films grown 
by liquid injection MOCVD using [(MeCp)2HfMe(OPr')] precursor. Growth data 
from[Hf(OtBu)2(mmp)2] and [Hf(mmp)4], after Williams et al.,199 were also presented for a 
comparison.
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Figure 4.2.1 shows the effect o f growth temperature on growth rate of 
HfC>2 by liquid injection MOCVD using [(MeCp)2HfMe(0 ‘Pr)] precursor. 
For a direct comparison, growth data from both [Hf(OlBu)2(mmp)2] and 
[Hf(mmp)4] were also presented. 199 The growth rate o f HfC>2 by 
[(MeCp)2HfMe(0 ‘Pr)] precursor commenced at a higher substrate 
temperature (400°C) than other alkoxides, with the highest growth rates 
occurring at 650°C. This corresponds to the region of kinetic control 
where film growth is dominated by thermal decomposition of the 
precursor on the substrate. Further plotting of the curves was not possible 
due to the temperature limitations of the reactor. With hafnium alkoxide 
precursors such as [Hf(OtBu)2(mmp)2] and [Hf(mmp)4], thermal 
depletion of the precursor in the gas phase begins at approximately 
500°C.199 This strongly suggest that the [(MeCp)2HfMe(0 'Pr)] precursor 
has a significantly higher thermal stability than those alkoxide 
predecessors and is likely to give a larger range o f low-temperature 
MOCVD applications.
Temperature (°C)
Figure 4.2.2. Variation o f growth rate with substrate temperature for H f02 films grown 
by liquid injection ALD using [(MeCp)2HfMe(OPr‘)] precursor. The inset shows a 
variation o f growth rate, at 400°C growth temperature, with precursor solution pulse 
length.
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MOCVD ALD
Substrate temperature 400-650°C (Si 100) 300-450°C
Evaporator temperature 200°C 200°C
Pressure 5 mbar 5 mbar
Injection rate 30 cm3 h ' 1 2 .5 pi / pulse
Solvent Toluene Toluene
Concentration 0.05 M 0.05 M
Argon flow 2 0 0  cm3 min ' 1 2 0 0  cm3 min ' 1
Oxygen flow 1 0 0  cm3 min ' 1 —
Run time 1 0  min —
Pulse sequence — 2/2/0.5/3.5
(Precursor/pur ge/water/pur ge)
Number o f cycles — 300
Table 4.2.1. Growth conditions used for the deposition o f  H f02 by liquid injection 
MOCVD and ALD using [(MeCp)2HfMe(OPr')].
Figure 4.2.2 shows the effect of growth temperature on growth rate of 
HfC>2 by ALD. No significant growth was observed below 300°C due to 
the high thermal and chemical stability of the precursors. The growth rate 
increased steadily up to 400°C and then increased dramatically at 450°C 
with the onset o f thermal decomposition. No growth occurred in the 
absence of water at or below 400°C. The inset o f Fig. 4.2.2 shows the 
variation of oxide growth rate with precursor volume injected per ALD 
cycle. For self-limiting growth in ALD, the oxide growth per cycle would 
be expected to increase with increasing injected precursor volume until 
surface-saturation is achieved,200 at which point the growth rate should 
become constant. This should occur at 0.2-0.25 nm/cycle for hafnium 
oxide corresponding to the deposition o f a single atomic layer per cycle. 
With [(MeCp)2HfMe(0 'Pr)], the growth rate tends towards monolayer 
growth at 0.21 nm/cycle (50pl/cycle), but continues to increase as the
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volume per cycle is increased. As the growth per cycle exceeds that o f a 
hafnium oxide monolayer, the precursor is not self-limiting. The lack o f 
self-limiting growth may be due to the presence o f residual adsorbed 
water inside the modified MOCVD reactor that had not been fully 
removed during the purge step.
Temperature Technique Sample Hf C O Hf/O
500 MOCVD 844 30.6 2.3 67.1 0.46
550 MOCVD 847 32.8 2 .1 65.1 0.50
300 ALD 864 32.9 0 67.1 0.49
400 ALD 852 34 0 6 6 0.52
Table 4.2.2. Auger electron spectroscopy data showing the composition (at%) o f H f02 
films deposited by liquid injection MOCVD and ALD using [(MeCp)2HfMe(0'Pr)],
The atomic compositions of the Hf0 2  films were determined by Auger 
Electron spectroscopy (AES) and the data are shown in Tables 4.2.2. The 
level o f carbon impurity in MOCVD ranges from 2.1-2.3 at.%. The 
relatively low values observed indicate a clean decomposition o f the 
precursor with little breakdown of the ligand carbon skeleton. These 
results are in marked contrast to those obtained with [(MeCp)2ZrMe2], in 
which carbon levels as high as 30 at.% were detected by XPS in Zr0 2  
films deposited in the presence o f O2 at 400-550°C.188 The high carbon 
contamination was attributed to the presence o f the Me group on the Cp 
ring which leads to the formation of [Cp-CH2-Zr-CH2-Cp] intermediate 
species. These subsequently liberate H2 and Cp to form stable [Zr-C] 
moieties resulting in heavy carbon contamination. The relatively low 
levels o f carbon in the HfC>2 films grown using [(MeCp)2HfMe(0 'Pr)] 
indicate a different pyrolysis mechanism is taking place in which the 
(MeCp) ligand is eliminated without significant decomposition. On 
average, the films grown from [(MeCp)2HfMe(0 'Pr)] are closely match
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with the correct H f:0 stoichiometry. In ALD process, despite non-self 
limiting nature o f the precursor, no carbon impurities were detected 
indicating that negligible thermal decomposition occurred at 400°C.
( 111)
900°C
(0c
Bc
800°C 
........«MllUi^ t lWllllllllll»|
700°C
25
-t- 
35
2 0  ( d e g . )
As-deposited
-h
45
Figure 4.2.3. X-ray diffraction o f a 102nm H f02 film deposited at 550°C by liquid 
injection MOCVD. The film was essentially amorphous, but developed a polycrystalline 
monoclinic structure after annealing above 700°C for 15 minutes in dry air.
The phase transitions o f the gate dielectric from amorphous to crystalline 
were investigated by x-ray diffraction (XRD) analysis, which was 
performed on the studied films using nickel-filtered Cu Ka radiation 
(A,=1.5405A) with a 20 increment o f 0.2° per second. To investigate this, 
selective studies were carried out only on near stoichiometric samples, to 
that of HfC>2, achieved by MOCVD. Samples o f Hf0 2  films, grown by 
MOCVD at 550°C, were subsequently annealed in air for 15 minutes over 
the temperature range 700°C to 900°C. Figure 4.2.3 shows the XRD 
diffraction patterns before and after annealing. The as-deposited Hf0 2  
layers showed no diffraction features suggesting that the films were 
essentially amorphous. After annealing at 700°C to 900°C for 15 minutes 
in dry air, the diffraction patterns showed the development o f characteristic
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(111) and (002) reflections of the monoclinic phase at 20 values of 31.83° 
and 35.66° respectively.
-1 1 3 5 7 9 11
Depth (nm)
Figure 4.2.4. MEIS depth profile o f the hafnium, silicon and oxygen distribution in an 
ALD deposited H f02 film, illustrating the small level o f  interfacial mixing between the 
oxide thin film and silicon substrate. The inset shows the extracted thickness from the 
depth profile o f  the deposited H f02 film.
Figure 4.2.5. A cross sectional TEM image, o f  the as-deposited H f02 sample grown at 
340°C by ALD, showing the H f02 thickness (13nm) and a thin (1.6nm) native oxide 
interlayer adjacent to the silicon substrate, respectively.
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Film thicknesses and the presence o f interfacial layer were determined 
by means o f medium energy ion scattering (MEIS) experiments and cross 
sectional transmission electron microscopy (TEM) as described in 
chapter 2. MEIS experiments were carried out using a nominally 200 keV 
He+ ion beam at 70.5° scattering angle. MEIS results show that the 
thickness of the near stoichiometric HfC>2 sample, deposited at 300°C by 
ALD, was 9.6nm. Figure 4.2.4 shows the combined Hf, Si and O depth 
profiles. The Si background has been subtracted from the O peak and the 
scattering yield from each element has been normalized to the Si yield, in 
order to indicate the relative abundance o f the different elements. The 
results show the presence of a HfC>2 layer and a SiC>2 layer. When the 
system resolution and energy straggling are considered, it would tend to 
indicate that there is very little interfacial mixing. The presence of 
interfacial layer was also confirmed with TEM microscopy. The selected 
as-deposited HfC>2 samples, grown at 340°C by ALD, were prepared by 
hand-grinding to ~ 65 pm and final thinning by using a Gatan precision 
ion polishing system (PIPS). TEM observations were made using JEOL 
2000FX operated at 500kV. TEM micrograph (Fig. 4.2.5) validates the 
presence of a thin native oxide interlayer, with the nominal thickness o f 
1 .6 nm.
To assess the electrical properties o f the gate dielectric, metal-oxide- 
semiconductor capacitors (Al/HfCVSiCVn-Si) were fabricated with an 
area o f 4 .9x l0 ‘4 cm2. High-frequency capacitance-voltage (C-V) 
measurements were conducted using a HP4192 impedance analyzer. 
Measurements were performed in parallel mode from a strong inversion 
towards a strong accumulation (and vice versa), with a sweep rate of 0.05 
V/s at various frequencies (lkHz-lM Hz). The measured capacitance was 
also corrected for the lossy interfacial layer effect following the 
methodology presented in chapter 3.
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Vg (V)
Figure 4.2.6. A comparison o f the extracted high frequency capacitance-voltage (Cc-VG) 
curves, based on the four-element equivalent circuit model in Fig. 3.2.8 using dual 
frequencies at 10kHz and 1MHz, for [Al/Hf02/ S i0 2/n-Si/Al] capacitors by MOCVD 
and ALD. In MOCVD, H f02 was deposited on n-Si (100) substrates at 550°C using 
0.05M solution o f [(MeCp)2HfM e(0‘Pr)] in toluene and H20 . In ALD, H f02 was 
deposited on n-Si (100) substrates at 300°C using 0.05M solution o f  
[(MeCp)2H fM e(0‘Pr)] in toluene and H20 . The pulse sequence used for ALD (2s 
precursor/2s purge/0.5s water/ 3.5s purge) was carried out for 300 cycles. All samples 
received post metallization annealed with forming gas (FGA) at 400°C for 30 minutes. 
The H f02 films thicknesses were 102nm (MOCVD) and 9.6 nm (ALD).
Figure 4.2.6 shows plots o f the corrected Cc-Vg characteristics for the 
HfC>2 films, deposited by both MOCVD and ALD. Accumulation, 
depletion and inversion regions are clearly seen in both cases. The Tow 
frequency type behaviour’ observed in high frequency C-V plots in 
MOCVD could be attributed to a very low carrier lifetime such that the 
true high frequency condition has not been met. Clockwise hysteresis was 
observed for both samples, irrespective o f deposition processes, 
suggesting the existence of slow traps and electron traps at the HfCV 
S i0 2 interface and/or in the bulk of the dielectric oxide film. A shift in 
the experimental flatband voltage, deviated from its ideal value 
(approximate to -0.15V for both cases) calculated using Eq. (3.1.32), was 
more prominent in ALD film as demonstrated in Table 4.2.3. The
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permittivity values (sk) o f the MOCVD and ALD films were ~21 and ~19 
respectively.
- 0.42  - 0.37  - 0.32  - 0.27  - 0.22
Ec- Et (eV)
Figure 4.2.7. The extracted density o f interface states (Dit), based on data from Fig. 
4.2.6, with respect to the position of the Fermi level (Ec-Et) from conduction band edge 
for MOCVD and ALD films.
The Dit profiles o f both MOCVD and ALD samples, from the conduction 
band, are shown in Fig. 4.2.7. The interface state densities were found to 
be an order o f magnitude lower in the MOCVD film than the ALD film. 
The estimated interface state densities at flatband level are presented in 
Table 4.2.3 along with other electrical parameters.
Process Sk VFB (V) VhyS(V) Dit (cm'VV'1) J (Acm’2)
MOCVD 21.43 -0 .1 2 0.41 6.94x10“ 8.4xl0 ' 5
ALD 19.81 0.76 0.59 2.85xl012 3.5xl0 ’7
Table 4.2.3. Electronic parameters, extracted from C-V and I-V measurements in Fig. 
4.2.6, of the H f0 2 films deposited by liquid injection MOCVD and ALD. sk represents 
the permittivity value extracted from C-V in accumulation. The extracted flatband 
voltage, hysteresis voltage and interface state density are denoted with VFB, Vhys and Dit 
respectively. The gate leakage current at 2MVcm'' is indicated with J.
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Figure 4.2.8. A comparison o f the measured leakage current density vs. the applied 
electric field (Eox) in MOCVD and ALD films. The H f02 films thicknesses were 
102nm (MOCVD) and 9.6 nm (ALD).
Figure 4.2.8 shows a plot of leakage current density (J) as a function of 
the electric field across the oxide (Eox), which was taken using a Keithley 
K230 programmable voltage source and 617 type electrometer. It is 
evident that the leakage current in the ALD film, at 2 M Vcm'1, is two 
orders o f magnitude lower than the MOCVD film and is comparable with 
other leading edge high-k dielectrics reported previously .83,200 206'208
The microstructural evolution and resulting changes in electrical 
properties of the Hf0 2  films, as a function o f annealing temperature in a 
nitrogen (N2) ambient, have been widely studied. 120,178,183,209' 211 It is well 
known that nitrogen-based post deposition annealing (PDA) plays a 
major role in removing trapped charges and strengthening immunity 
against oxygen diffusion. However, it was later discovered that there is 
also a trade off between PDA temperatures and the ratio of deep and 
shallow trapping centers. 120,212 The effect o f crystallization on optical and 
electrical characteristics of the HfC>2, deposited by ALD using the 
organometallic cyclopentadienyl-link precursor, has not yet been reported
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in detail. For this reason, further investigations were carried out on the 
low temperature crystallization effects on the grown HfC>2 films. 
Selective studies were performed on Hf0 2  samples, deposited by ALD at 
340°C. In order to investigate the phase transformation, samples were 
post-deposition annealed from 400°C to 600°C in N 2 ambient for 20 
minutes prior to gate electrode deposition. Phase transition was 
determined using spectroscopic ellipsometry (SE) following the 
methodology presented elsewhere.213 Aluminium was then deposited as 
metal electrode to form MOS capacitors for C-V and I-V assessment.
Photon energy (eV)
Figure 4.2.9. The dependency o f the imaginary complex dielectric constant (s2) as a 
function o f photon energy (E).
Figure 4.2.9 shows the dependence o f the complex permittivity (82) for 
the as-deposited and annealed samples. A near bandgap peak was 
recorded at 3.64 eV, for the as-deposited sample, which could be related 
either to a phase non-homogeneity and/or oxygen vacancy. The 400°C 
annealed sample showed a dramatic reduction o f the near bandgap states. 
Increasing the anneal temperature up to 600°C brought important 
structural changes in the HfC>2 film, which were reflected by peaks at
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2.30 and 4.76 eV. This concurs with previous observations on HfCh 
samples, deposited by DC magnetron sputtering, that are subjected to 
high temperature anneal.214 The observed peaks were considered to be 
due to formation of defects and accompanied by an extension of the 
polycrystalline phase in the film, in particular with the range 4.5-5 eV 
which was attributed to oxygen vacancies.215
Figure 4.2.10 shows the normalized high frequency C-V characteristics 
at 1MHz, as a function o f PDA temperatures, for the as-deposited and 
annealed samples. The C-V characteristics showed clear accumulation, 
depletion and inversion regions. Annealing at 500°C and above, however, 
instigated a stretch out of the curve and the upturns in capacitance in the 
inversion regime, although the capacitance did not return to its maximum 
value. The ‘upturn’ effect may be due to positive charge generation 
during N2 anneal. The number of generated positive charges can be large 
enough to further support the inversion region initially, making the 
inversion capacitance (Cinv) much larger than the depletion capacitance 
(Cdep), so that the total capacitance can be expressed as a series 
combination of the oxide capacitance (Cox) and the inversion capacitance. 
However, unlike a true low frequency characteristic, Cjnv is comparable to 
C0x in this situation and thus making the magnitude of the total 
capacitance in inversion regime lower than that o f Cox. Meanwhile, the 
‘stretch out’ effect could be attributed to defect formations at the 
Hf0 2 /Si0 2  interface. This is because the additional change in charge 
density, due to the interface traps, will only be accommodated by changes 
in band bending. Consequently, to drive the MOS capacitor from 
accumulation to inversion requires a larger range o f gate charge variation, 
for the case with interface traps, hence the stretch out along the gate bias 
axis of the C-V curve. In the present case, the positive flatband shift of 
the as-deposited sample was moderate (AVfb ~ 0.7V), indicating negative 
fixed oxide charge in the dielectric. However, it was observed that
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annealing in N2 ambient also allowed the flatband voltage to shift 
negatively. This indicates that negative fixed oxide charges can be 
annealed out by the nitrogen anneal or they are compensated by nitrogen 
induced positive fixed oxide charges, generated during post deposition 
annealing. This is consistent with previous studies.178,216,217 Significant 
hysteresis (0.5V-2V) of the C-V curves was observed in all samples, due 
to rechargeable traps inside the gate dielectric. The hysteresis effect 
became more severe with increasing anneal temperature as demonstrated 
in Table 4.2.4. This observation can also be related with crystallization in 
HfC>2 films mentioned previously.
The distribution of Djt from the conduction band, as a function of PDA 
temperatures, is shown in Fig. 4.2.11. The Dit of the annealed samples 
was higher than that o f the as-deposited one. The increased o f D,t, with 
increasing PDA temperatures, suggested that traps were formed at and/or 
near the interface between the HTO2 and Si0 2  layer, evidently with the 
‘stretch out effect’ o f the obtained C-V curves. The estimated Dit at 
flatband level is presented in Table 4.2.4.
V G (V)
Figure 4.2.10. The effect o f  post deposition annealing, in N2 ambient, on the C-V 
characteristics (positive sweep) o f  the H f02 stacks.
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Figure 4.2.11. The extracted density o f interface states (Dit), based on data from Fig. 
4.2.10, with respect to the position o f the Fermi level (Ec-Et) from conduction band 
edge as a function o f PDA temperatures.
Room temperature leakage current behaviour was measured after post 
deposition annealing. Figure 4.2.12 depicts the gate leakage current 
versus the applied electric field across the oxide (Eox) as a function of 
PDA temperatures. The electric field (Eox) refers to the high-k layer as:218
Eox =(yG - ^ sV M  + ^ il 1  e lit k )] (4.2.1)
where Vg is the gate voltage, Oms is the work function difference 
between metal electrode and substrate, Os is the surface potential 
(calculated as (^depletion) < 2®b, taking into account doping density Nd 
extracted from C-V plots), tk and tiL is the thickness o f the high-k and 
interfacial layer respectively and 8k, 8il is the permittivity o f high-k and 
interfacial layer respectively. The leakage current density, at 2MVcm'1, 
was found to be below 3.91x10' Acm' in all films. At a higher electric 
field (^ M V c m '1), however, higher leakage density was obtained in the 
600°C PDA sample. Furthermore, the breakdown strength of the 
dielectric was reduced with increasing PDA temperatures, demonstrating
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the effects o f crystallinity on leakage current in the gate dielectric. The 
experimental I-V data obtained also showed strong temperature 
dependence as illustrated in Fig. 4.2.13. The measurements were 
performed using an automated hot chuck, at the temperature ranging from 
17°C to 130°C.
Figure 4.2.12. Gate leakage current vs. electric field (Eox) characteristics o f the 
H f02/S i0 2 stacks, as a function o f PDA temperatures.
The referring Poole-Frenkel plots, based on data from Fig. 4.2.12, are 
shown in Fig. 4.2.14. The dynamic permittivity values extracted from Fig. 
4.2.14 ranges from 2.9 to 4.9 (Table 4.2.4). Taking into account the 8j value 
for the as-deposited sample, the trap level ( ® p f )  can be evaluated from the 
slope o f the Arrhenius plot (Fig. 4.2.15) and is found to be ~0.4 eV below 
the conduction band. This result is in agreement with the previous studies 
(OpF~ 0.5 to 0.8 eV below the conduction band).135,218
76
Eo
<
c<u
3c
<DDnJ*n_gj
2n
C3
-0.5 0.5 1.5 2.5 3.5 4.5
Eox (M V crrf1)
Figure 4.2.13. Gate leakage current vs. electric field (Eox) characteristics o f the as- 
deposited H f02/S i0 2 stacks, measured at elevated temperatures (17°C-130°C), showing 
the temperature dependence.
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Eox1'2 (Vcm "1)1'2
Figure 4.2.14. A plot o f ln(J/E) vs. E y\  showing Poole-Frenkel conduction, data was 
extracted from Fig. 4.2.12.
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Figure 4.2.15. Arrhenius plot for the as-deposited A l/H f02/S i0 2/n-Si MOS capacitor at 
VG of 3V.
Sample Vhys (V) VFB(V) Dit (cm ^eV 1) Si J (Acnf2)
as-deposited 0.40 0.58 7.69x10“ 4.93 1.37x1 O'6
400°C 1.18 0.13 7.91x10“ 4.25 1.15xl0'6
500°C 3.22 0.12 7.90x10" 2.93 7.55x1 O’7
600°C 2.78 -0.12 1.78xl012 3.62 3.91xl0'6
Table 4.2.4. Electronic parameters, extracted from C-V and I-V measurements in Figs. 
4.2.10 and 4.2.12, o f the H f02 films as a function o f PDA temperatures. The extracted 
hysteresis voltage, flatband voltage, and interface state density are denoted with VFB, 
Vhys and Dit respectively. E| is the dynamic permittivity o f  the high-k layer and the 
leakage current density at 2MVcm'' is indicated with J.
In conclusion, the growth and characterization o f HfC>2 thin films have 
been investigated using the new cyclopentadienyl [(MeCp)2HfMe(OPr‘)] 
precursor. The precursor evaporates at moderate temperatures, making it 
very suitable for liquid injection MOCVD and ALD. X-ray diffraction 
analysis shows that the films are deposited with essentially amorphous 
microstructures. Auger electron spectroscopy indicated that thin films,
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deposited by MOCVD, generally contained more carbon contaminations 
than the ALD ones. Nonetheless, the carbon residual was still at the very 
low level (2.1-2.3 at.-%) when compared with other precursors 
previously reported.
The dielectric characteristics of the as-deposited films have been 
evaluated from Al/HfCVSiCVn-Si capacitors with dielectric thicknesses 
ranging from 9.6nm to 102nm, showing the permittivity values (£k) 
ranging from 19-21 and the leakage current density as low as 3.91x1 O’6 
Acm' at 2 M Vcnf . The crystallization effects on electrical and optical 
properties o f the deposited films were also reported. N 2-based PDA at 
above 500°C crystallized the film structures which resulted in increased 
leakage currents. Spectroscopic ellipsometry revealed large changes in 
the complex dielectric function (e2) as PDA temperature was elevated, 
thereby suggesting the changes in the film crystallinity. It is suggested 
that the origin o f the deep traps in HfC>2 were related to oxygen 
deficiencies in the film. I-V characteristics strongly suggest a P-F type 
mechanism of carrier transport through the films for the high-field region. 
The extracted dynamic permittivity values from the modified P-F concept 
give better agreement with the theory and literatures (sj-n2 and the 
refractive index of HfC>2 ~ 2),104,111,205 implying re-trapping at the nearest 
sites as the most likely mechanism.
Considering the properties of the deposited HfC>2 thin films, the new 
cyclopentadienyl [(MeCp)2HfMe(OPr1)] precursor is suitable for 
preparation by ALD. The feasibility o f this novel precursor has been 
shown possible to achieve a high quality HfCh gate dielectric as a step 
towards future generation gate dielectrics.
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C h a p t e r  5 -  R a r e  e a r t h  d i e l e c t r i c s  
N e o d y m i u m  A l u m i n a t e  t h i n  f i l m s
5.1. CHOICES OF AVAILABLE RARE EARTH DIELECTRICS
Although Z1O 2, Hf0 2  and their associated silicates and aluminates have 
been the most intensively investigated high-k materials, 10 there has been 
much recent interest in the lanthanide oxides.47,53,219 The oxides M2O3 (M 
= La, Pr, Gd and Nd) are good insulators due to their large bandgaps (3.9 
eV for Pr2 0 3 , 5.6 eV for Gd2 0 3 ). They also have high dielectric constants 
(Nd2 0 3  ~ 12, La2 0 3  ~ 30 and Pr2 0 3  ~ 26-30), high symmetrical band 
offsets relative to Si (> leV for Pr2 0 3 ) and reasonable thermodynamic 
stability on silicon, making them attractive candidates for high-k CMOS 
and DRAM applications.
All o f the earlier mentioned materials clearly have many advantages as 
high-k gate dielectrics, however, they also suffer from various drawbacks 
in their material properties which have hindered their application in 
microelectronics. For instance, La2 0 3  is chemically unstable, readily 
converting to La2(C0 3 )3  during growth or upon storage or 
annealing, ’ and is easily converted to La(OH )3 on reaction with 
ambient water due to its hygroscopic nature .54,221 They also undergo an 
amorphous to polycrystalline transition at moderate temperatures (at 400- 
450°C for Gd2C>3222 and Nd2 0 3 223). This can lead to a large increase in 
leakage current and the growth o f a low-k Si0 2  interfacial layer during 
CMOS processing, which involves a high-temperature (>800°C) 
annealing step.
It is possible however to combine the desirable properties from two 
different oxides, while eliminating the undesirable properties o f each 
individual material. A considerable amount o f research has gone into the
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development of innovative multi-functional advanced materials. 
Lanthanide aluminates-based ceramics, MAIO3 (M = La, Pr, Gd and Nd), 
are promising materials for optical, magnetic, solid-state electronic and
A A  J  A A H
structural applications. ’ The aluminate doped with a lanthanide 
element offers a longer lifetime and is useful as a host for solid-state laser 
applications, luminescence systems and as window material for a variety 
of lamps.228 In terms of a gate dielectric replacement, the effect of adding 
alumina (AI2O3), to such metal or rare earth oxides, is to produce an 
amorphous film that is thermodynamically stable on silicon with reduced 
leakage current. It is inevitable however that the overall permittivity o f 
the perovskite aluminate will be lower than that o f the pure metal oxides 
or rare earth oxides, but this trade-off can be worthwhile for the improved 
stability. Owing to such wide applications of perovskite aluminate-based 
ceramics, new routes for the synthesis o f various aluminates are therefore 
highly desirable.
Lanthanum aluminate (LaA1 0 3 ) has a wide range of potential material 
applications, apart from a gate dielectric replacement. The structural 
compatibility of LaA1 0 3  with other multi-component oxides makes it a 
potential substrate or buffer layer for a variety o f high temperature 
superconductor, ferroelectric and metal-conducting oxides. ' Under 
optimized processing conditions, it was reported that amorphous 
LaAlC>3 thin films without a SÍO2 layer could be obtained by laser 
molecular beam epitaxy (MBE). The sharp interface between the LaA1 0 3  
and Si substrate were achieved by forming a hydrogen-terminated surface 
by hydrofluoric acid (HF) dip prior to growth, which in turn prevented 
the oxidation o f silicon at a lower growth temperature and pressure 
(500°C and 5.0* 10"5 Pa). This phenomenon was also observed in other 
studies233,234 on LaAlCb films on Si, and has been considered to give an 
advantage over HfCL films. More recent work ’ has also 
demonstrated that LaAlCb could remain amorphous up to high
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temperatures (e.g., 850°C). The dielectric permittivity of LaAlC>3 is in the 
range o f 13-15.103’206’232’234’236 However, dielectric permittivity values as 
high as 25 were also achieved by molecular beam epitaxy.237
There has also been much recent interest in the rare earth oxides of 
praseodymium and gadolinium due to their attractive feature o f having a 
relatively close lattice match with silicon (e.g., a(Gd2C>3) = 10.812A; 
2a(Si) = 10.862A).177 This offers the possibility for epitaxial growth, 
which thereby eliminates problems related to grain boundaries in 
polycrystalline films. A recent study66 shows that an epitaxial layer of 
Gd2C>3 on gallium arsenide (GaAs) surface can be grown to fulfil the 
MOSFET dielectric requirement, which may in turn start a new era for 
GaAs MOSFETs. A more recent study207 shows that high purity and 
conformal praseodymium aluminate (PrA10x) dielectric thin films can be 
achieved by ALD. The permittivity o f the thin film with the 
stoichiometry o f Pr1.15Alo.85O3 was 18. The film obtained, with the 
physical thickness o f 19 nm, also displayed good electrical properties 
with a positively flatband voltage shifts o f 0.51 V, low hysteresis (~ 
4mV) and low leakage current density (1.7x1 O' 7 Acm ' 2 at 2 M Vcnf1). 
Meanwhile, work on gadolinium aluminate (GdA10x) was mostly 
reported in the search for alternate materials for neutron absorption and 
control rods in nuclear applications. ’ ’ In contrast to their oxides,
PrA10x and GdA10x have not been fully investigated for gate dielectric 
applications.
Similarly, the incorporation of neodymium (Nd) ions in insulating hosts 
has important applications as solid-state laser materials, luminescent 
materials, protective coatings on stainless steels and optical amplifiers for 
fibre optic communication.69,70,240,241 In addition, a substantial amount of 
effort has also been exerted in developing neodymium oxide thin films 
for a replacement of the conventional Si0 2  based gate 
dielectric .71,72,177,223,242 The dielectric properties o f Nd2 0 3  thin films were
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first reported243 in the early ’80s, together with their leakage conduction 
mechanisms.244,245 A clear consensus shows that at low field, the current 
is ohmic and the conduction is due to the hopping of the carriers between 
the localized sites. However, at high field (> 1 MVcm'1), the current is 
governed by both space-charge limited and Schottky type conduction. 
The dielectric permittivity o f Nd2Ü3 was in the range o f 10-14 and the 
breakdown field strength was approximately l.SM Vcm'1.71,242,243,246 
However, despite those encouraging results from Nd2Ü3, it was later 
discovered that Nd2Ü3 thin films were chemically unstable upon 
annealing treatment and partially transformed to NdO(OH) when exposed 
to atmospheric conditions. Work on NdA10x was mostly reported for the 
finding of alternate ceramic materials for microwave applications,247 a 
diffusion barrier in solid-oxide fuel cell structure and other 
applications similar with those perovskite aluminates previously 
mentioned. Nevertheless, since little is still known about NdA1 0 3 , this 
has motivated us to further exploit these perovskite thin films for gate 
dielectric applications.
5.2. GROWTH AND CHARACTERIZATIONS OF NEODYMIUM 
ALUMINATE THIN FILMS
Growth of NdA10xthin films have previously been achieved by various 
deposition methods including pulsed laser deposition,249 e-beam 
evaporation and sol-gel deposition. Nevertheless, a homogeneous 
distribution o f neodymium ions (Nd3+), in a host matrix (e.g., SÍO2), is 
relatively difficult to achieve due to their clustering tendency. This is 
because in a fully connected network such as SÍO2, the absence of non­
bridging oxygen atoms results in a poorer integration o f rare earth ions, 
hence a clustering o f the Nd3+ ions.251 The addition o f alumina as a co­
dopant effectively eliminates the microscopic segregation by providing
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Nd ions a favourable coordination state, thereby keeping them 
homogenously dispersed.252 The Nd-Al oxide ceramics are usually 
prepared by solid-state reaction, in which high temperatures (>1600°C) 
are demanded for the diffusion o f one component into the other. The 
limitations of the latter approach are the differential vapour pressures of 
each individual source and the contamination from halide ions (e.g., Cl) 
that deteriorates the film quality. An alternative route is the use of 
molecular compound precursors for chemical vapour deposition253,254 
(CVD) or atomic layer deposition (ALD).71 To date, however, very few 
studies have been realized on characteristics o f NdA10x due to a lack of 
suitable precursors with appropriate stability, volatility and 
decomposition characteristics. NdA10x thin films have been deposited by 
ALD71 using Nd(thd)3 (thd = 2,2,6,6,-tetramethyl-3, 5-heptanedionato) 
precursor together with the hazardous pyrophoric precursor, [A1(CH3)3 / 
H2O], required as the A1 and O2 sources respectively. A simpler approach 
is to utilize single-source heterometal alkoxides, 
[Nd{Al(OPri)4}3(PriOH)] or [NdAl(OiPr)6(PriOH)]2, precursors 
containing the preformed lanthanide and A1 atoms in the required 1:1 
stoichiometry.253’255 This allows a better mixing o f the components at 
atomic level, significantly lower decomposition temperature and free
t o
from halide ion contamination.
Liquid injection MOCVD and ALD experiments were carried out on 
the Aixtron AIX 200FE AVD reactor fitted with the “Trijet”™ liquid 
injector system. During the MOCVD experiments, oxygen was 
introduced at the inlet of the reactor. For the ALD experiments, the 
oxidant was replaced by water vapour, which was controlled by a 
pneumatic valve. The substrate was rotated throughout all experiments. 
Films o f neodymium aluminate were deposited on Si (100) substrates 
using a 0.05M solution of [NdAl(0‘Pr)6(Pr'0H)]2 in toluene. Full 
MOCVD and ALD growth conditions can be found in Tables 5.2.1.
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Growth rates were calculated from the weight gained by the substrate 
during the growth run. Film thicknesses were calculated by assuming the 
film has the same density as LaAlC>3 (6.57 g cm'3).
MOCVD ALD
Substrate temperature 300-600°C (Si 100) 180-350°C
Evaporator temperature 200°C 175°C
Pressure 5 mbar 5 mbar
Injection rate 30 cm3 h '1 2.5(j.l / pulse
Solvent Toluene Toluene
Concentration 0.05 M 0.05 M
Argon flow 200 cm3 min'1 200 cm3 m in'1
Oxygen flow 100 cm3 m in'1 —
Run time 10 min —
Pulse sequence (seconds) — 2/2/0.5/3.5
(Precursor/purge/water/purge)
Number o f cycles — 400
Table 5.2.1. Growth conditions used for the deposition o f  NdA10x by liquid injection 
MOCVD and ALD using [NdAKOPfMPfOHjh.
Figure 5.2.1 shows the effect of growth temperature on the growth rate 
for NdAlOx by liquid injection MOCVD. The growth rate increases in the 
temperature range of 300-450°C. This corresponds to the region of 
kinetic control in which the film growth is dominated by thermal 
decomposition o f the precursor onto the substrate. The oxide growth rate 
reaches a maximum at 450°C before decreasing rapidly due to thermal 
depletion of the precursor in the gas phase and a poorer adhesion on the 
target substrate between 450°C and 600°C.253 In turn, the maximum 
growth rate o f this material is still greater than the LaA10x previously 
reported by MOCVD at 450°C from the analogous precursor
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[LaAl(0'Pr)6(Pr'0H)]2.177 The trend o f increasing growth rate across the 
lanthanide series is most likely due to the extra volatility associated with 
the decreasing ionic radii of the lanthanide metal. The temperature for the 
onset o f growth increases across the series, indicating an increase in 
thermal stability as the size o f the ionic radii of the lanthanide decreases.
Figure 5.2.1. Variation o f growth rate with substrate temperature for NdA10x films 
grown by liquid injection MOCVD using [NdAl(OPr‘)6(Pr'OH)]2 precursor.
The growth rate o f NdA10x by ALD is shown in Fig. 5.2.2 with a 
maximum of 0.52 nm cycle"1 at 180°C. The growth rate steadily 
decreases over the temperature range 180-350°C, which can also be 
ascribed to desorption from the substrate surface. This shows that the 
precursor is thermally stable up to 350°C. The growth o f NdA10x by 
ALD was not self limiting, with the growth rate increasing with injected 
volume of precursor cycle"1. This is consistent with the lack o f self- 
limiting ALD previously observed for [La(Al(OPr‘)6(Pr'OH)]2,177 and can 
be attributed to precursor decomposition via beta-hydride elimination 
from the [OPr1] ligand,177 or to the presence o f trace residual water inside 
the modified MOCVD reactor which had not been fully removed during
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the purge step. The inset o f Fig. 5.2.2 shows a plot of ALD cycles against 
variation of film thickness for NdA10x films. The growth rate o f NdA10x 
had a linear relationship with the number o f ALD cycles showing that the 
deposition o f this material was highly controllable, despite a lack of self 
limiting growth.
Figure 5.2.2. Variation o f growth rate with substrate temperature, with 5% error bars, 
for NdA10x films grown by liquid injection ALD using [NdAl(OPr')6(Pr'OH)]2 
precursor. The inset shows a variation o f film thickness with number o f ALD cycles at 
450°C growth temperature.
The atomic compositions o f the NdA10x films were determined by 
Auger Electron spectroscopy (AES) and the data is shown in Table 5.2.2. 
All the films are o f a high purity with carbon not detected at an estimated 
detection limit of 0.5 at%. The AES data shows that the NdA10x films, 
grown by ALD, are all lanthanide-deficient. The Nd/Al ratio varies from 
0.30 to 0.42. A similar compositional effect was observed in LaA10x 
films deposited by liquid injection ALD177 in which La/Al ratios of 0.50 
to 0.61 were observed. The reason for the lanthanide deficiency is not 
known, but at the relatively low growth temperatures used in ALD (180 —
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350 °C), it is unlikely to be due to thermal decomposition o f the 
precursor. It is more likely that the lanthanide deficiency is intrinsic to 
the deposition process itself, and detailed mechanistic studies would be 
required fully to elucidate this. In the NdA10x films grown by MOCVD, 
the Nd / A1 ratio shows a marked variation with deposition temperature. 
The NdAlOx films grown at 300 and 450°C are closest to the target 1:1:3 
stoichiometry o f NdAlC>3. The films grown between these two 
temperatures are neodymium rich whilst the films grown at substrate 
temperatures over 450°C are aluminium rich. The compositional data are 
similar to those seen previously with LaA10x films grown by 
MOCVD. The trends seen may be due to thermal decomposition of the 
precursor in the gas-phase, leading to partial separation o f the Nd and A1 
components and pre-deposition o f non-volatile neodymium oxides.
Temperature (°C) Technique Sample Nd Al O Nd/Al
300 MOCVD 910 16.1 14.4 69.5 1.12
350 MOCVD 909 29.3 13.5 57.2 2.17
400 MOCVD 908 25.1 18.7 56.2 1.34
450 MOCVD 911 20.1 23.2 56.7 0.87
500 MOCVD 912 16 29.5 54.5 0.54
180 ALD 916 10.3 34.5 55.3 0.30
250 ALD 917 9.9 31.8 58.3 0.31
350 ALD 919 12.9 30.7 56.4 0.42
Table 5.2.2. Auger electron spectroscopy data showing the composition (at%) o f NdA10x 
films deposited by liquid injection MOCVD and ALD using [NdAl(OPr')6(Pr'OH)]2.
In order to pursue high quality gate dielectrics, surface passivation 
prior to the deposition of the alternate dielectric will be necessary. It is 
very desirable for the dielectric film to remain amorphous up to relatively 
high temperatures, in other words, to withstand the source-drain
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activation anneal steps during CMOS processing. Those previous 
studies178,216,217,237,256’257 have demonstrated that nitrogen incorporation 
can strengthen the immunity against oxygen diffusion by suppressing the 
interfacial layer formation during processing, thereby reducing the 
leakage currents. For that reason, the post deposition annealing (PDA) 
was carried out in an N2 ambient instead of O2 ambient, in order to avoid 
excess oxidation and minimize the interlayer. To investigate this, 
selective studies on the effects o f high temperature post deposition 
annealing were carried out only on near stoichiometric samples, to that of 
NdA1 0 3 , achieved by MOCVD. Samples of NdA10x films, grown by 
MOCVD at 450°C, were subjected to high temperature (750-950°C) 
annealing in pure nitrogen (N2) ambient for 60 seconds. Subsequently a 
forming gas anneal (FGA), H2 :N2 in the ratio 1:9, was carried out 
together with a control as-deposited sample at 400°C for 30 minutes after 
post metallization.
950°C 15 minutes
(20 0 ) reflection from  the 
S i(10 0 ) substrate
| ...................................
950°C 60s I
850°C 60s j
------------------------ — -------------
As-deposited
Silicon
___* 1 1___1___I___1___1___L__ 1___ 1___1___1___1___1___
25 30 35 40
20 (deg.)
Figure 5.2.3. X-ray diffraction (XRD) data for an NdA10x film (Nd/Al = 0.87, NdA10x 
= 1 lnm) deposited by MOCVD at 450°C and then annealed in N2 at 750, 850, 950°C 
for 60 seconds and at 950°C for 15 minutes. For comparison, data from a crystalline 
silicon sample was used.
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To assess the phase transition o f the gate dielectric, x-ray diffraction 
(XRD) was performed on the studied films using nickel-filtered Cu Ka 
radiation (X,=1.5405A) with a 20 increment o f 0.2° per second. The x-ray 
diffraction traces o f the as-grown and PDA samples only exhibited 
background features, similar to that o f silicon, devoid o f any crystalline 
diffraction features (Fig. 5.2.3), suggesting that they were essentially 
amorphous.
Cross section transmission electron microscopy (TEM) samples were 
prepared by hand-grinding to ~ 40pm and final thinning using a Gatan 
precision ion polishing system (PIPS). TEM observations were made 
using a JEOL 2000FX operated at 500kV. TEM micrographs (Fig. 5.2.4) 
showed that the high-k thickness and a thin native oxide interlayer, 
adjacent to the silicon substrate, changed from lln m  and 1.5nm 
respectively to 10.4nm and 2.5nm respectively after 950°C PDA. This 
could be due to inter-diffusion of oxygen between SiC>2 and NdA10x.
¿Silicon (100)
NdAIO
As-deposited 
— lOnrn
Silicon (100) 
Surface
NdAIO,.
/
950°C RTA 
-  1 On m
Figure 5.2.4. Cross sectional TEM images, o f  the as-deposited and 950°C PDA 
NdA10x/S i0 2 samples, showing the high-k thickness ( l l n m  and 10.4nm) and a thin 
(1.5nm and 2.5nm) native oxide interlayer adjacent to the silicon substrate, 
respectively.
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To investigate any inter-diffusion between the NdA10x and silicon 
substrate, medium energy ion scattering (MEIS) experiments were carried 
out using a nominally 200 keV He+ ion beam at 70.5° scattering angle. A 
comparison o f MEIS energy spectra between the as-deposited film and 
the annealed film is shown in Fig.5.2.5. The inelastic scattering of He+ 
ions as a function o f sample penetration provides an effective depth 
profile o f the different target elements in the sample. MEIS results show 
that the thickness o f the NdA10x was found to be ~ 1 0 nm in both films, 
which is in a good agreement with TEM cross section analysis (Fig. 
5.2.4). After annealing, little change was observed with the layer 
thickness or the aluminium content from MEIS energy spectra indicating 
that interdiffusion between the film and substrate was insignificant.
Energy (keV)
Figure 5.2.5. Medium energy ion scattering spectrums o f NdA10x/S i0 2 stacks before 
and after rapid thermal annealing at 950°C in N2 ambient for 60 seconds.
Metal-oxide-semiconductor capacitors (Au/NdAKVSiCVn-Si) were 
fabricated with an area o f 4.9x1 O' 4 cm2. The backside contact o f Si wafer 
was cleaned with a buffered HF solution and subsequently a 2000À
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thickness o f A1 film was deposited by thermal evaporation. High- 
frequency capacitance-voltage (HFCV) measurements were conducted 
using a HP4192 impedance analyzer. Measurements were performed in 
parallel mode from a strong inversion towards a strong accumulation (and 
vice versa), with a sweep rate o f 0.05 V/s at various frequencies (1kHz- 
1MHz). The HFCV characteristics of as-grown and PDA samples are 
shown in Fig. 5.2.6. Both as-grown and PDA films exhibited small 
counter-clockwise hysteresis (< 0.1 V) and no frequency dispersions were 
observed at any measuring frequencies. A positive shift of flatband 
voltage ( V f b )  ( A V f b  = 0.97V) of as-grown samples was observed and 
contributed to a fixed negative oxide charge. However, a near ideal 
flatband voltage ( V f b  = 0.65V) was obtained in the 950°C PDA samples. 
This may indicate that negative fixed oxide charges could be 
compensated by nitrogen induced positive fixed oxide charges generated 
during annealing at the NdA10x / SiC>2 interface. 178,216,217’256,257
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Figure 5.2.6. High frequency capacitance-voltage (C-V) curves at 1MHz for 
[Au/NdAlOx/ S i0 2/n-Si/Al] capacitors deposited using [NdAl(OPrl)6(PriOH)]2 single 
source precursor. Both as-grown and 950°C PDA samples were post metallization 
annealed with forming gas (FGA) at 400°C for 30 minutes.
*10'3
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Figure 5.2.7. The plot o f capacitance equivalent thickness (CET), extracted from C-V 
measurements in Fig. 5.2.6, o f  the NdA10x films against the physical thicknesses.
Terman analysis145 yields an interface density o f states, Dlt, of 
1.99xlOu cm'VV ' 1 and 4.49><10u cm'VV ' 1 at flatband level for as-grown 
and 950°C PDA samples respectively. This is lower than D jt of other 
recent high-k candidates, Dit o f 2.5 *1012 cm'2eV‘' found in 
La1.3H f1.0O4 1 ,208 but higher than the Djt o f 5><1010 cm'VV ' 1 shown by 
YxHfi.xOy (x = 0.065). Despite an increase o f the interfacial layer in 
PDA samples, the measured capacitance in strong accumulation was 
found to be higher than that of the as-grown samples. Figure 5.2.7 shows 
a plot o f the high-k dielectric thickness against capacitance equivalent 
thickness (CET). The slope revealed the NdA10x dielectric permittivity 
(£k) to be 7 and 12 in the as-grown and 950°C PDA films respectively, 
which explained the increased capacitance observed in PDA samples. 
Furthermore, a small increase (from 1.5nm to 2.5nm from TEM cross 
sections) of the interfacial layer thickness, after N2 PDA is apparent.
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Figure 5.2.8. Gate leakage current density vs. electric field (Eox) applied across the 
NdAlOx/S i0 2 stacks as a function of PDA temperatures. The NdAlOx films thickness 
was thigh-k ~  10.4 to 11 nm.
The gate leakage current densities (J) at 2M Vcm'1 in all films, even 
after 950°C PDA, were below 7><1 O'6 Acm'2 (Fig. 5.2.8). This is an order 
o f magnitude lower than hafnium aluminates259 (at 2M Vcm'1) previously 
reported and also comparable with other leading edge high-k 
dielectrics.164,206'208,232 The average breakdown of the NdA10x films, 
regardless the annealing treatment, also occurred at the equivalent field 
strength of 4MVcm'1. Both increases of I (Fig.5.2.8) and 6k (Fig.5.2.7) 
with temperature could be due to a small increment in the film 
crystallinity after PDA. However, the degree o f crystallinity was so 
insignificant that it is below the detectable level by XRD, TEM and 
MEIS analysis.
Preliminary C-V results of NdA10x film, deposited by liquid injection 
ALD technique, are demonstrated in Fig. 5.2.9. Excellent electrical 
characteristics were obtained as depicted by the insignificant hysteresis, 
near ideal flatband voltage and an interface state density o f order ~10n
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2 1cm' eV' . This shows the feasibility and compatibility in using the 
[NdAl(0‘Pr)6(Pr'0H)]2 precursor with the ALD process.
V G (V)
Figure 5.2.9. High frequency capacitance-voltage (C-V) curves at various frequencies 
(1kHz to 1MHz) for [Au/NdA103/ S i0 2/n-Si/Al] capacitors deposited by ALD at 200°C 
using [NdAl(OPr,)6(Pr‘OH)]2 single source precursor. The sample was post 
metallization annealed with forming gas (FGA) at 400°C for 30 minutes. The NdA10x 
films thickness was tugh-k ~  17 nm.
In conclusion, neodymium aluminate (NdA10x) thin films have been 
deposited by liquid injection MOCVD over the temperature range 250 -  
600°C, and by liquid injection ALD over the temperature range 180- 
300°C using the bimetallic alkoxide [NdAl(OPr‘)6(Pr'OH)]2  single source 
precursor. The MOCVD films were high purity with no carbon detected 
by AES (est. detection limit ~ 0.5 at.%). The films endured high 
temperature stress and remained amorphous up to 950°C for 15 minutes 
as depicted in XRD analysis. No significant level o f crystallinity or 
movements o f metal ions were in evidence after annealing treatment at 
950°C as indicated in MEIS energy spectra. Electrical properties of 
NdA10x thin films grown by MOCVD, after receiving high temperature 
stress, were presented for the first time. Good electrical integrity was
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maintained even after 950°C PDA as shown by C-V and I-V results, 
showing the extracted dielectric permittivity o f 12, a low leakage density 
of 4.67x10' Acm' at 2MVcm' and a density o f interface states at 
Platband level o f 4.49xlOn cm‘2eV ''. These features make the 
neodymium aluminate a possible candidate for the dielectric replacement.
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C h a p t e r  6 -  C o n c l u s i o n s  a nd
F u t u r e  w o r k
The future o f the semiconductor devices (e.g., transistors and memory 
capacitors) in the next 5-10 years will rely on the continuing performance 
and cost performance improvement via the dielectric scaling of the high-k 
materials. Although many recent high-k gate dielectric candidates may 
meet many electrical targets, scaling below lnm  capacitance equivalent 
thickness (CET) remains difficult.260,261 This is because a SiOx interfacial 
layer may be required for reliability and performance. For example, in a 
material growth perspective, the absence of a native interfacial layer can 
rougher the dielectric surface. This can be associated with the nucleation of 
bonding, as the metal atoms do not adhere well to the surface. Therefore, in 
order to continue the aggressive scaling into the sub-nanometer regime 
(e.g., memory capacitor dielectrics require CET to be below 2nm, with the
O 1
leakage current density of ~10' Acm‘ and the physical thickness below 
lOnm), it is necessary to acquire high dielectric permittivity (i.e., 8k > 
30).260
In this thesis, the liquid injection MOCVD/ALD processes have been 
used to investigate the growth characteristic of the metal oxides, rare-earth 
oxides and its associated alloys. The scope of the work also remains close 
to the development of new precursors and their associated 
physical/electrical characteristics. Therefore the thicknesses of the 
deposited films reported in this work tend to lie in a thicker regime 
(>10nm) rather than the associated gate dielectric application (<5nm). 
However, building on the success of the novel precursors investigated here, 
future work would involve the optimization o f films with thickness 
relevant to the industry.
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Despite a well known issue of the existence o f intrinsic traps in the 
crystalline phases, hafnium-based oxides are currently leading candidates 
for high-k dielectrics in gate insulators and dynamic random access 
memory capacitors. The suitability of cyclopentadienyl-type precursors, 
the isopropyl-substituted ('PrO), for the deposition o f HfC>2 were examined 
by both MOCVD and ALD processes. The films obtained from the Cp- 
type precursor clearly show some advantageous features over its 
predecessors including: (i) low contamination levels (the highest being 2.1- 
2.3 at.-%); (ii) amorphous and thermally stable up to 700°C; and (iii) the 
dielectric permittivity o f 19-21. The results obtained in this work show that 
Cp-type compounds with ‘PrO ligands are suitable for Hf02 depositions via 
chemical vapour deposition (i.e., MOCVD and ALD). The precursor 
chemistry, the depositing techniques and the subsequent process treatments 
are therefore key factors to the success of the development o f high quality 
high-k thin films.
The isopropyl ligand has also been applied in the development of rare- 
earth alloys, NdA10x, thin films using the single source precursor. 
Although neodymium is categorised as one o f the rare earth elements, it 
is in fact abundant in nature and constitutes 38 parts per million of the 
earth’s crust. The films obtained from single source precursor, containing 
neodymium atoms, were o f high purity and shown to endure high 
temperature stress as high as 950°C for 15 minutes. Good electrical 
integrity was maintained after 950°C temperature stress as shown by C-V 
and I-V results. The single source precursor thus offers a viable route to 
achieve high-quality pseudobinary alloy thin films, not previously 
successfully processed by chemical vapour deposition.
Material engineering for practical applications o f high-k dielectrics has 
mainly concentrated on preventing crystallization by reducing both the 
thermal budget and the film thickness. However, as with Hf02, it has 
proven difficult to withstand a high thermal budget above 1000°C and
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remains amorphous. Therefore an optimization o f the crystalline state is 
crucial. Crystalline HfC>2 exists in the monoclinic phase at normal pressure 
and temperature below 1700°C, while a transformation into tetragonal 
phase takes place at higher temperatures. However when the crystal size is 
reduced to the nanometer range, and by adding suitable dopants such as Si, 
the increased stability of the tetragonal phase is observed even at lower 
temperatures. ’ An apparent benefit of tetragonal films is a massive 
increase of a dielectric constant to be as high as £k~70 for the predicted 
tetragonal phase HfC>2.264 There has been much recent interest in the 
lanthanide (rare earth) series and the effect of the rare earth doping is not 
widely known yet. Rare earth doping may help to further stabilize higher 
symmetry such as the tetragonal (t) phase in HfC>2. The followings are the 
suggested future work: (i) to investigate the effect o f neodymium doped 
hafnium oxide (HfxNdi.xOy) on its physical and electrical characteristics; 
and (ii) to observe the existence of the /-phase HfxNdi.xOy and the 
correlation with its electrical characteristics.
Since the atomic layer deposition (ALD) process is becoming the 
technique of choice for the semiconductor industry, HfxNdi_xOy thin films 
are suggested to be prepared by such a method using the organometallic 
cyclopentadienyl type precursor with the isopropyl-substituted ('PrO) for 
hafnium and neodymium rich thin films. The deposited films should be 
divided into sub-categories such as: (a) the control sets, as a function of 
oxide thickness (e.g., 5-20nm); and (b) the post depositing anneal sets, as a 
function of annealing temperature (e.g., 400-1000°C) at a specific anneal 
duration (e.g., 1-5 minutes). The films’ composition and crystallinity can 
be determined by x-ray photoelectron spectroscopy (XPS) and x-ray 
diffraction (XRD) respectively. The formation o f the /-phase should be 
shown as both a function of annealed temperatures and neodymium doping 
atomic percentage by XRD analysis. To assess electrical characteristics, 
MOS capacitors should be fabricated [e.g., of the (Au/HfxNdi.xOy/SiOx/n-
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Si/Al) structure]. In order to confirm the film’s homogeneity, different gate 
area (i.e. the gate diameter size) should be formed by thermal evaporation. 
Capacitance-voltage (C-V) and current-voltage (I-V) measurements should 
be performed on capacitors with different areas and results presented 
should be representative of ten sites across each wafer. Electrical 
parameters [e.g., Ek, CET, leakage current density (J) and the density of 
interface states (Djt)] can be extracted from the latter techniques, while 
physical thickness can be validated with the transmission electron 
microscopy (TEM) and the spectroscopic ellipsometry (SE). The dielectric 
permittivity should be extracted from a plot o f capacitance equivalent 
thickness (CET) against physical thicknesses, as a function of neodymium 
doping (e.g., 0-100 at %). This should lead further to an observation on the 
variation of the extracted dielectric permittivity against neodymium doping 
percentage. The leakage current density for HfxNdi.xOy should also be 
shown as a function o f both annealed temperatures and neodymium 
doping. Remarks should be made upon benefits and drawbacks on the 
obtained electrical properties of the /-phase HfxNdi.xOy thin films. Finally, 
with a confidence in stabilizing the /-phase o f HfxNdi_xOy, optimized 
HfxNdi.xOy should be reported in terms of the relevant thickness regime 
(i.e., CET below 2nm for the highest obtainable Sk).
Finally, a reconstruction model has been implemented for C-V 
measurements in order to minimize the measurement errors. This method 
can be integrated easily into a routine C-V measurement procedure. The 
origin o f frequency dispersion effect was also investigated. Taking into 
an account o f both the presence o f back contact imperfection and the 
lossy interfacial layer, the dielectric relaxation was proposed to be 
another reason that caused the frequency dependence in the dielectric 
permittivity. This was attributed to movements of unbounded metal ions 
or combinations with defects that resulted in the dielectric relaxation, 
hence the variation o f accumulation capacitance leading to the frequency
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dependence o f dielectric permittivity. However, the mechanism that 
triggers the dielectric relaxation remains to be further investigated. To 
clearly investigate the mechanism, the dielectric characteristics of high-k 
stacks should be carefully measured at cryogenic temperature (10-300 K) 
where strong relaxation is presented.176 Capacitance and the dielectric 
loss (i.e., tan 8) can be measured with an impedance LCR meter (e.g., 
HP4192A), which is equipped with a liquid nitrogen cryostat and a 
temperature controller. Upon cooling the sample with liquid nitrogen, 
measurements should be taken at intermediate frequencies (i.e., from 
100Hz to 1MHz). The observation should be made upon: (i) the 
frequency dependent nature of the dielectric permittivity at various 
measuring frequencies, as a function o f temperature. This is because the 
decreasing magnitude o f dielectric permittivity with increasing frequency 
and a maximal shifting to higher temperatures demonstrates a typical 
relaxation effect; and (ii) the correlation between dielectric loss at 
various measuring frequencies as a function o f temperature, in order to 
identify the hopping effect. It has been suggested that electrons may 
sometimes cause dielectric relaxation by moving like thermally activated 
charged particles (i.e., the hopping effect). ’ This hopping effect often 
creates the donor-type extrinsic defects, and upon recombination with the 
acceptor sites, the dipole moments are generated and induce the dielectric 
relaxation. This ion hopping effect is also proportional with the dielectric 
loss values. Also, it would be interesting to see the effect o f rare earth 
doped high-k dielectrics (e.g., HfxNdi-xOy as previously discussed) on the 
loss tangents, and hence the induced dielectric relaxation mechanism. 
This may provide a further insight into the understandings o f the 
dielectric permittivity properties, which will lead to a realisation o f the 
future gate dielectric replacement for the future roadmap.
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